

TECHNICAL MANUAL

**ORGANIZATIONAL MAINTENANCE MANUAL
DISPLAY EQUIPMENT MAINTENANCE**

**EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAMS)**

**GUIDED MISSILE AIR DEFENSE SYSTEM
AN/TSQ-73**

**HEADQUARTERS, DEPARTMENT OF THE ARMY
10 JANUARY 1985**

Change }
No. 1 }

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, D.C., 15 August 1991.

**ORGANIZATIONAL MAINTENANCE MANUAL: DISPLAY EQUIPMENT MAINTENANCE.
EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAMS)
GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73.**

TM 9-1430-655-20-4-3, 10 January 1985, is changed as follows:

1. Remove old pages and insert new pages as indicated below. New or changed material is indicated by the applicable change number, i.e., Change 1, at the bottom of the page adjacent to the page number. Revised text will have a vertical bar in the margin next to the changed area. Revised illustrations will have suffix change letter added to the identification number.

Remove Pages

A/(B blank)
i and ii
FO-1 (Sheet 1 of 2)
FO-40 (Sheet 2 of 2)
FO-41 (Sheet 3 of 4)
FO-41 (Sheet 4 of 4)
FO-44 (Sheet 1 of 2)
FO-48 (Sheet 2 of 2)
FO-49
FO-50 (Sheet 2 of 2)
FO-57 (Sheet. 2 of 5)
FO-57 (Sheet 2 of 5)
FO-59
FO-61 (Sheet 1 of 7)
FO-61 (Sheet 5 of 7)
FO-61 (Sheet 6 of 7)

Insert Pages

A/(B blank)
i and ii
FO-1 (Sheet 1 of 2)
FO-40 (Sheet 2 of 2)
FO-41 (Sheet 3 of 4)
FO-41 (Sheet 4 of 4)
FO-44 (Sheet 1 of 2)
FO-48 (Sheet 2 of 2)
FO-49
FO-50 (Sheet: 2 of 2)
FO-57 (Sheet. 1 of 5)
FO-57 (Sheet 2 of: 5)
FO-59
FO-61 (Sheet- I of 7)
FO-61 (Sheet 5 of 7)
FO-61 (Sheet 6 of 7)

2. File this change, sheet in. front of the publication for reference.

By Order of the Secretary of the Army:

GORDON R. SULLIVAN
General, United States Army,
Chief of Staff

Official:

PATRICIA P. HICKERSON
Brigadier General, United States Army
The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32E, Block 2340, Organizational Maintenance requirements for TM 9-1430-655-20-4-3, AN/TSQ-73 Missile System.

WARNING

DANGEROUS VOLTAGE

is used in the operation of this equipment

DEATH ON CONTACT

may result if personnel fail to observe safety precautions

Never work on electronic equipment unless there is another person nearby who is familiar with the operation and hazards of the equipment and who is competent in administering first aid. When the technician is aided by operators, he must warn them about dangerous areas.

Whenever possible, the power supply to the equipment must be shut off before beginning work on the equipment. Take particular care to ground every capacitor likely to hold a dangerous potential. When working inside the equipment, after the power has been turned off, always ground every part before touching it.

Be careful not to contact high-voltage connections when installing or operating this equipment.

Whenever the nature of the operation permits, keep one hand away from the equipment to reduce the hazard of current flowing through vital organs of the body.

WARNING

Do not be misled by the term "low voltage." Potentials as low as 50 volts may cause death under adverse conditions.

EXTREMELY DANGEROUS POTENTIALS

greater than 500 volts exist in the following units:

Display console high voltage power supply

Display console CRT

WARNING

For emergencies requiring immediate shutdown of system power, press SYSTEM POWER OFF switch located on power cabinet power transfer unit. Observe that SYSTEM POWER ON indicator light goes off.

a/(b blank)

LIST OF EFFECTIVE PAGES

Insert latest change pages, dispose of superseded pages in accordance with applicable regulations.

NOTE: The portion of the text affected by the changes is indicated by a vertical line in the outer margins of the page.

Dates of issue for original and change pages are:

Original ...0... 10 Jan 85
 Change ...1... 15 Aug 91

TOTAL NUMBER OF PAGES IN THIS PUBLICATION IS 125, CONSISTING OF THE FOLLOWING:

Page No.	*Change No.	Page No.	*Change No.	Page No.	*Change No.
a	0	FO-34 (2 Sheets)	0		
b Blank	0	FO-35	0		
A	1	FO-36 (3 Sheets)	0		
B Blank	1	FO-37 (4 Sheets)	0		
i	1	FO-38 (3 Sheets)	0		
ii - viii	0	FO-39 (2 Sheets)	0		
FO-1 (Sheet 1)	1	FO-40 (Sheet 1)	0		
FO-1 (Sheet 2)	0	FO-40 (Sheet 2)	1		
FO-2	0	FO-41 (Sheets 1 and 2)	0		
FO-3	0	FO-41 (Sheets 3 and 4)	1		
FO-4 (2 Sheets)	0	FO-42	0		
FO-5	0	FO-43	0		
FO-6 (3 Sheets)	0	FO-44 (Sheet 1)	1		
FO-7 (2 Sheets)	0	FO-44 (Sheet 2)	0		
FO-8 (2 Sheets)	0	FO-45 (2 Sheets)	0		
FO-9 (2 Sheets)	0	FO-46	0		
FO-10	0	FO-47	0		
FO-11	0	FO-48 (Sheet 1)	0		
FO-12	0	FO-48 (Sheet 2)	1		
FO-13	0	FO-49	1		
FO-14 (2 Sheets)	0	FO-50 (Sheet 1)	0		
FO-15	0	FO-50 (Sheet 2)	1		
FO-16 (4 Sheets)	0	FO-51	0		
FO-17 (2 Sheets)	0	FO-53	0		
FO-19 (2 Sheets)	0	FO-54 (3 Sheets)	0		
FO-20	0	FO-55	0		
FO-21	0	FO-56	0		
FO-22	0	FO-57 (Sheets 1 and 2)	1		
FO-23	0	FO-57 (Sheets 3 thru 5)	0		
FO-24	0	FO-58	0		
FO-25 (2 Sheets)	0	FO-59	1		
FO-26 (2 Sheets)	0	FO-60	0		
FO-27	0	FO-61 (Sheet 1)	1		
FO-28	0	FO-61 (Sheets 2 thru 4)	0		
FO-29	0	FO-61 (Sheets 5 and 6)	1		
FO-30 (2 Sheets)	0	FO-61 (Sheet 7)	0		
FO-31	0	FO-62	0		
FO-32	0	FO-63 (2 Sheets)	0		
FO-33 (3 Sheets)	0				

*Zero in this column indicates an original page.



ORGANIZATIONAL MAINTENANCE MANUAL: DISPLAY EQUIPMENT MAINTENANCE
EXPANDED TROUBLESHOOTING (LOGIC DIAGRAMS) .
GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this manual. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms) or DA Form 2028-2, located in back of this manual, direct to: Commander, U.S. Army Missile Command, ATTN: AMSMI-LC-ME-P, Redstone Arsenal, AL 35898-5238. A reply will be furnished to you.

TABLE OF CONTENTS

Chapter	Page
LIST OF ILLUSTRATIONS	iv
LIST OF TABLES	viii
5 DISPLAY CONSOLE EXPANDED TROUBLESHOOTING	5-1
Section I. INTRODUCTION	5-1
5-1. Scope	5-1
5-2. Expanded Troubleshooting Concept	5-1
5-3. Troubleshooting Aids	5-1
5-4. Physical Description	5-1
Section II. OVERALL THEORY OF OPERATION	5-8
5-5. Overall Functional Description	5-8
5-6. Logic Theory Presentation	5-15
5-7. Circuit Card and Key Signal Lookup Tables	5-15
Section III. ALTERABLE PROCESSOR	5-173
5-8. General	5-173
5-9. High Speed Input Buffer Detailed Description	5-174
5-10. Low Speed Input/Output Logic Detailed Description	5-183
5-11. Arithmetic Logic Detailed Description	5-193
5-12. Data File Storage and Address Detailed Description	5-203

TABLE OF CONTENTS - Continued

Chapter	Page
5-13. 8-Input Multiplexer Detailed Description	5-207
5-14. Program Memory and Command Register Detailed Description	5-207
5-15. HighSpeed Output Buffer Detailed Description	5-208
5-16. Timing and Control Detailed Description	5-208
 Section IV. DISPLAY CONTROLLER	 5-247
5-17. General	5-247
5-18. Arithmetic Logic Detailed Description	5-248
5-19. Data File Storage and Address Detailed Description	5-258
5-20. 8-Input Multiplexer Detailed Description	5-260
5-21. Program Memory and Command Register Detailed Description	5-260
5-22. High Speed Output Buffer Detailed Description	5-270
5-23. Serial-to-Parallel Buffer Detailed Description	5-270
5-24. Low Speed Output Buffer Detailed Description	5-270
5-25. Timing and Control Detailed Description	5-270
 Section V. DISPLAY BUFFER	 5-303
5-26. General.....	5-303
5-27. Control Logic Detailed Description	5-303
5-28. Read/Write Address Counter Detailed Description	5-304
5-29. Read/Write Memory and Output Register Detailed Description	5-304
 Section VI. VIDEO COMPRESSOR	 5-315
5-30. General	5-315
5-31. Radar Video Mixer Detailed Description	5-316
5-32. Input/Output Logic Detailed Description	5-316
5-33. Memory Detailed Description	5-316
5-34. Range Mark and Azimuth Generator Detailed Description	5-325
5-35. Test Logic Detailed Description	5-325
5-36. Timing and Contrbl Detailed Description	5-331
 Section VII. DISPLAY GENERATOR	 5-337
5-37. General.....	5-337
5-38. Line Generator Detailed Description	5-337
5-39. Character Generator Detailed Description	5-338
5-40. Video Subsystem Detailed Description	5-345
5-41. Deflection Subsystem Detailed Description	5-351
 Section VIII. FRONT PANEL LOGIC.....	 5-355
5-42. General.....	5-355
5-43. Lamp Control Detailed Description.....	5-356
5-44. Input/Output Control Detailed Description	5-356

TABLE OF CONTENTS - Continued

Chapter	Page
5-45. AP Data Select Detailed Description	5-364
5-46. Switch Coding Detailed Description	5-364
5-47. Data Multiplexing Detailed Description	5-369
5-48. Input/Output Data Buffer Register Detailed Description	5-369
 Section IX. COMPUTER BUFFER/C-BIT	 5-377
5-49. General	5-377
5-50. Parity Generation Detailed Description	5-377
5-51. Input/Output Register Detailed Description	5-378
5-52. Test Decoding Detailed Description	5-382
5-53. AP and DOU Interface Detailed Description	5-389
5-54. Input/Output Control Detailed Description	5-397
5-55. BIT Sample Multiplexing Detailed Description	5-404
5-56. Initialization Detailed Description	5-415
 Section X. CLOCK CIRCUIT	 5-423
5-57. Clock Circuit Detailed Description	5-423
 Section XI. IOX AND DOU INTERFACE	 5-428
5-58. IOX Interface	5-428
5-59. DOU Interface	5-428
 Section XII. POWER DISTRIBUTION	 5-429
5-60. Display Console Power Distribution	5-429
5-61. Remote Display Console Power Distribution	5-433
 Section XIII. CABLING AND FRONT PANEL SCHEMATIC DIAGRAMS	 5-434
5-62. Cabling Diagrams	5-434
5-63. Front Panel Schematics	5-434
 Section XIV. AP AND DC PROGRAMS	 5-435
5-64. AP and DC Program Description	5-435
 Section XV. WORD FORMATS	 5-503
5-65. General	5-503
 Section XVI. GLOSSARY OF TERMS	 5-534
5-66. General	5-534

LIST OF ILLUSTRATIONS

Figure	Title	Page
5-1.	Display Console Major Units and Assemblies	5-3
5-2.	Display Console Overall Functional Block Diagram	5-9
5-3.	Display Console Primary Data and Control Lines Block Diagram	5-13
5-4.	Alterable Processor Block Diagram	5-175
5-5.	High Speed Input Buffer Block Diagram	5-177
5-6.	High Speed Input Buffer Input Logic Block Diagram	5-179
5-7.	High Speed Input Buffer Read/Write Memory and Output Register Block Diagram	5-181
5-8.	High Speed Input Buffer Read/Write Address Counter Block Diagram	5-185
5-9.	High Speed Input Buffer Control Logic Block Diagram	5-187
5-10.	High Speed Input Buffer Control Logic Timing Diagram	5-189
5-11.	Low Speed Input/Output Block Diagram	5-191
5-12.	Low Speed Input/Output Logic Data Flow	5-194
5-13.	Arithmetic Logic Block Diagram	5-195
5-14.	Arithmetic Logic A thru D Detailed Block Diagram	5-201
5-15.	Data File Storage and Address Block Diagram	5-205
5-16.	8-Input Multiplexer	5-209
5-17.	Alterable Processor Data Transmission Paths	5-211
5-18.	Program Memory and Command Register Block Diagram	5-213
5-19.	High Speed Output Buffer Block Diagram	5-217
5-20.	Timing and Control Block Diagram	5-219
5-21.	Timing and Control Command Copy Register Block Diagram	5-231
5-22.	Timing and Control Command Timing Block Diagram	5-233
5-23.	Phase T1/T2 Timing States	5-235
5-24.	Timing and Control Sense Switch Logic Block Diagram	5-239
5-25.	Timing and Control Instruction Decode Block Diagram	5-241
5-26.	Timing and Control Data Bus Select Logic Block Diagram	5-245
5-27.	Display Controller Block Diagram	5-249
5-28.	Arithmetic Logic Block Diagram	5-251
5-29.	Arithmetic Logic A thru D Detailed Block Diagram	5-255
5-30.	Data File Storage and Address Block Diagram	5-261
5-31.	8-Input Multiplexer.....	5-263
5-32.	Display Controller Data Transmission Paths	5-265
5-33.	Program Memory and Command Register Block Diagram	5-267
5-34.	High Speed Output Buffer Block Diagram	5-271
5-35.	Serial-to-Parallel Buffer Block Diagram	5-272
5-36.	Low Speed Output Buffer Block Diagram	5-273
5-37.	Timing and Control Block Diagram	5-277
5-38.	Timing and Control Command Copy Register Block Diagram	5-289
5-39.	Timing and Control Command Timing Block Diagram	5-291
5-40.	Phase T1/T2 Timing States	5-293
5-41.	Timing and Control Sense Switch Logic Block Diagram	5-295
5-42.	Timing and Control Instruction Decode Block Diagram	5-297
5-43.	Timing and Control Data Bus Select Block Diagram	5-301
5-44.	Display Buffer Block Diagram	5-305
5-45.	Control Logic Block Diagram	5-307
5-46.	Control Logic Write and Read Mode Timing	5-309
5-47.	Read/Write Address Counter Block Diagram	5-311
5-48.	Read/Write Memory and Output Register Block Diagram	5-313

LIST OF ILLUSTRATIONS - Continued

Figure	Title	Page
5-49.	Video Compressor Block Diagram	5-317
5-50.	Radar Video Mixer	5-319
5-51.	Input/Output Logic Block Diagram	5-321
5-52.	Memory Block Diagram	5-323
5-53.	Range Mark and Azimuth Block Diagram	5-327
5-54.	Test Logic Block Diagram	5-329
5-55.	Timing and Control Block Diagram	5-333
5-56.	Timing and Control Timing Diagram	5-335
5-57.	Display Generator Block Diagram	5-339
5-58.	Line Generator Block Diagram	5-341
5-59.	Character Generator Block Diagram	5-343
5-60.	Stroke Data Word Writing Instruction Format	5-346
5-61.	X/Y Amplitude	5-348
5-62.	Video Subsystem Block Diagram	5-349
5-63.	Deflection Subsystem Block Diagram	5-353
5-64.	Front Panel Block Diagram	5-357
5-65.	Lamp Control Block Diagram	5-359
5-66.	Input/Output Control Block Diagram	5-361
5-67.	Input/Output Control and Alterable Processor Interchange Control Signals	5-363
5-68.	AP Data Select Block Diagram	5-365
5-69.	Switch Coding Block Diagram	5-367
5-70.	Data Multiplexing Block Diagram	5-371
5-71.	Input/Output Data Buffer Register Block Diagram	5-373
5-72.	Computer Buffer/C-Bit Block Diagram	5-379
5-73.	Parity Generation Block Diagram	5-381
5-74.	Input/Output Register Block Diagram	5-383
5-75.	Test Decoding Block Diagram	5-385
5-76.	OFR Word Format (Non IB Test)	5-387
5-77.	OFR Word Format (IB Test)	5-387
5-78.	AP and DOU Interface Block Diagram	5-391
5-79.	Computer Buffer/C-Bit Feedback Timing Diagram	5-395
5-80.	Input/Output Control Block Diagram	5-399
5-81.	Timing and Control OFR Input Logic Timing	5-401
5-82.	OFR, DEV, EOB and Stop Interface Timing	5-403
5-83.	Timing and Control Status Word Output Logic Timing	5-405
5-84.	Console Status Word and ITR Operation Interface Timing	5-407
5-85.	BIT Sample Multiplexing Block Diagram	5-409
5-86.	Initialization Block Diagram	5-421
5-87.	Clock Circuit Block Diagram	5-425
5-88.	Display Console Clock Phases and Waveforms	5-427
5-89.	Display Console Power Distribution Block Diagram	5-431
5-80.	Remote Display Console Power Distribution Block Diagram	5-433
5-91.	OFR Data Word Formats	5-504
5-92.	Console Control Message.....	5-517
5-93.	Hook Marker Message.....	5-519
5-94.	Pointer Message	5-519
5-95.	Safe Corridor Message	5-520
5-96.	Jam Strobe Message	5-521

LIST OF ILLUSTRATIONS

Figure	Title	Page
5-97.	Fixed Point Message	5-522
5-98.	Track Marker Message	5-523
5-99.	Track Message	5-525
5-100.	Fire Unit and Site Message	5-527
5-101.	Alphanumeric Read Out (ARO) Message	5-529
5-102.	Geographic Map Message	5-529
5-103.	Geo Ref Message	5-530
5-104.	Clutter Map Message	5-530
5-105.	End of File Message	5-531
5-106.	Test Message.....	5-531
FO-1.	Alterable Processor High Speed Input Buffer Input Logic Diagram	
FO-2.	Alterable Processor High Speed Input Buffer Read/Write Memory and Output Register Logic Diagram .	
FO-3.	Alterable Processor High Speed Input Buffer Read/Write Address Counter Logic Diagram.....	
FO-4.	Alterable Processor High Speed Input Buffer Control Logic Diagram	
FO-5.	Alterable Processor Low Speed Input/Output Logic Diagram	
FO-6.	Alterable Processor Arithmetic Logic Diagram .	
FO-7.	Alterable Processor Data File Storage and Address Logic Diagram	
FO-8.	Alterable Processor 8-Input Multiplexer Logic Diagram	
FO-9.	Alterable Processor Program Memory and Command Register Logic Diagram	
FO-10.	Alterable Processor High Speed Output Buffer Logic Diagram	
FO-11.	Alterable Processor Timing and Control Command Copy Register Logic Diagram	
FO-12.	Alterable Processor Timing and Control Command Timing Logic Diagram	
FO-13.	Alterable Processor Timing and Control Sense Switch Logic Diagram .	
FO-14.	Alterable Processor Timing and Control Instruction Decode Logic Diagram	
FO-15.	Alterable Processor Timing and Control Data Bus Select Logic Diagram	
FO-16.	Display Controller Arithmetic Logic Diagram	
FO-17.	Display Controller Data File Storage and Address Logic Diagram	
FO-18.	Display Controller 8-Input Multiplexer Logic Diagram	
FO-19.	Display Controller Program Memory and Command Register Logic Diagram	
FO-20.	Display Controller High Speed Output Buffer Logic Diagram	
FO-21.	Display Controller Serial to Parallel Buffer Logic Diagram	
FO-22.	Display Controller Low Speed Output Buffer Logic Diagram	
FO-23.	Display Controller Timing and Control Command Copy Register Logic Diagram	
FO-24.	Display Controller Timing and Control Command Timing Logic Diagram	
FO-25.	Display Controller Timing and Control Sense Switch Logic Diagram	
FO-26.	Display Controller Timing and Control Instruction Decode Logic Diagram	
FO-27.	Display Controller Timing and Control Data Bus Select Logic Diagram	
FO-28.	Display Buffer Control Logic Diagram	
FO-29.	Display Buffer Read/Write Address Counter Logic Diagram	
FO-30.	Display Buffer Read/Write Memory and Output Register Logic Diagram	
FO-31.	Video Compressor Radar Video Mixer Logic Diagram	
FO-32.	Video Compressor Input/Output Logic Diagram	
FO-33.	Video Compressor Memory Logic Diagram	
FO-34.	Video Compressor Range Mark and Azimuth Generator Logic Diagram	
FO-35.	Video Compressor Test Logic Diagram	
FO-36.	Video Compressor Timing and Control Logic Diagram	

LIST OF ILLUSTRATIONS

Figure	Title	Page
FO-37.	Display Generator Line Generator Logic Diagram	
FO-38.	Display Generator Character Generator Logic Diagram	
FO-39.	Display Generator Video Subsystem Logic Diagram	
FO-40.	Display Generator Deflection Subsystem Logic Diagram	
FO-41.	Front Panel Lamp Control Logic Diagram	
FO-42.	Front Panel Input/Output Control Logic Diagram	
FO-43.	Front Panel AP Data Select Logic Diagram	
FO-44.	Front Panel Switch Coding Logic Diagram	
FO-45.	Front Panel Data Multiplexing Logic Diagram	
FO-46.	Front Panel Input/Output Data Buffer Register Logic Diagram	
FO-47.	Computer Buffer/C-BIT Parity Generation Logic Diagram	
FO-48.	Computer Buffer/C-BIT Input/Output Register Logic Diagram	
FO-49.	Computer Buffer/C-BIT Test Decoding Logic Diagram	
FO-50.	Computer Buffer/C-BIT Alterable Processor and Display Output Unit Interface Logic Diagram	
FO-51.	Computer Buffer/C-BIT Input/Output Control Logic Diagram	
FO-52.	Computer Buffer/C-BIT Bit Sample Multiplexing Logic Diagram	
FO-53.	Computer Buffer/C-BIT Initialization Logic Diagram	
FO-54.	Clocking Circuit Logic Diagram	
FO-55.	IOX Interface Interconnection Diagram	
FO-56.	DOU Interface Interconnection Diagram	
FO-57.	Display Console Power Distribution Diagram	
FO-58.	Remote Display Console Power Distribution Diagram	
FO-59.	Display Console Cabling Diagram	
FO-60.	Display Console Interconnecting Cabling Diagram	
FO-61.	Left Hand Front Panel, Schematic Diagram	
FO-62.	Center Section Front Panel, Schematic Diagram	
FO-63.	Right Hand Front Panel, Schematic Diagram	


LIST OF TABLES

Figure	Title	Page
5-1.	AN/TSQ-73 Major Equipment Cross-Reference	5-5
5-2.	Display Console Major Assembly Cross-Reference	5-7
5-3.	Left Hand Assembly Card Location Index	5-17
5-4.	Center Assembly Card Location Index	5-23
5-5.	Right Hand Assembly Card Location Index	5-23
5-6.	Left Hand Assembly Key Signal Lookup	5-29
5-7.	Center Section Key Signal Lookup	5-103
5-8.	Right Hand Assembly Key Signal Lookup	5-112
5-9.	Counter/Memory Address Conversion	5-184
5-10.	ALU Control Decoding Scheme	5-200
5-11.	ALU Function Codes (Except MPY)	5-200
5-12.	ALU Logic and Arithmetic Operations	5-203
5-13.	Look Ahead Carry Generator Truth Table	5-204
5-14.	8-Input Multiplexer Input Data Description	5-215
5-15.	Instruction Decoding	5-215
5-16.	Command Set Description	5-221
5-17.	Source Codes	5-229
5-18.	A Multiply Function Decoding	5-236
5-19.	ALU Control Decoding Scheme	5-257
5-20.	ALU Function Codes	5-257
5-21.	ALU Logic and Arithmetic Operations	5-258
5-22.	Look Ahead Carry Generator Truth Table	5-259
5-23.	8-Input Multiplexer Input Data Description	5-264
5-24.	Instruction Decoding	5-269
5-25.	DC Control Channel Output Functions	5-275
5-26.	DG Decoder Functions	5-275
5-27.	Command Set Description	5-279
5-28.	Source Codes	5-287
5-29.	Stroke Information Decode	5-347
5-30.	Command Word Formats	5-375
5-31.	Data Transfer Word Formats	5-376
5-32.	OFR Test Command Encoding	5-388
5-33.	Feedback Decoder Inputs and Outputs	5-397
5-34.	Input Control Byte Operation Codes	5-398
5-35.	MUX Addresses and Bit Data	5-417
5-36.	AP Program Listing	5-436
5-37.	DC Program Listing	5-475
5-38.	AP Initialization Program	5-491
5-39.	OFR Test Command Encoding.....	5-504
5-40.	BIT Sample Data	5-507
5-41.	Console Status Words	5-513
5-42.	AP/Front Panel Command Word Formats	5-532
5-43.	Lamp Data Formats	5-532
5-44.	Front Panel Output Word Formats	5-533

DISPLAY CONSOLE CENTER SECTION A2

CENTER SECTION CARD CAGE A2


- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE SHOWN), ABBREVIATED DESIGNATIONS ARE USED.
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.



INPUTS	F/O - SH	OUTPUTS	F/O - SH
A10MA04	54-2	ADDDT0	4-1
ABLTC2E	4-1	ADDFBR	4-1
ADDBL0	4-1	ADDFB8	4-1
AIBR8D4	53-0	ADDL0R	2-0
LADR80	53-0	ADDL1R	2-0
LIBENA	51-0	ADDL2R	2-0
LJBPFJ	49-0	ADDL3R	2-0
LMMAN8	49-0	ADDL4R	2-0
LTSAG2E	48-1	ADDL5R	2-0
LTBCG0E	48-1	ADDL6R	2-0
LTBCG1E	48-1	ADDL7R	2-0
LTBCG2E	48-1	ADMFTA	2-0
LTBCG3E	48-1		
LTBDG0E	48-1		
LTBDG1E	48-1		
LTBDG2E	48-1		
LTBDG3E	48-1		

FO-1. Alterable Processor High Speed Input Buffer Input Logic Diagram (Sheet 1 of 2)

INPUT	F/O - BH	OUTPUT	F/O - BH
A10MA04	54-2	ADDDT0	4-1
ABLTC2E	4-1	ADDFBR	4-1
ADDBL0	4-1	ADDFB8	4-1
AIBRSD4	53-0	ADDL0R	2-0
LADR80	53-0	ADDL1R	2-0
LIBENA	51-0	ADDL2R	2-0
LIBPFJ	49-0	ADDL3R	2-0
LMMAN8	49-0	ADDL4R	2-0
LTSAG2E	48-1	ADDL5R	2-0
LTSAG0E	48-1	ADDL6R	2-0
LTSAG1E	48-1	ADDL7R	2-0
LTSAG2E	48-1	ADMFTA	2-0
LTSAG3E	48-1		
LTSAG0E	48-1		
LTSAG1E	48-1		
LTSAG2E	48-1		
LTSAG3E	48-1		




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200113A

Change 1 FO-1. Alterable Processor High Speed Input Buffer Input Logic Diagram (Sheet 1 of 2)

ROUTE	F/O - SH	OUTPUT	F/O - SH
ADDLA	1-2	A1B11U	5-2
ADDLH	1-2	A1B11TU	5-2
ADDLJ	1-2	A1B11VU	5-2
ADDLK	1-2	A1B11WU	5-2
ADDLM	1-2	A1B11XU	5-2
ADDLN	1-2	A1B11YU	5-2
ADDLO	1-2	A1B11ZU	5-2
ADDLP	1-2	A1B120U	5-2
ADDLQ	1-2	A1B121U	5-2
ADDLR	1-2	A1B122U	5-2
ADDLS	1-2	A1B123U	5-2
ADDLT	1-2	A1B124U	5-2
ADDLU	1-2	A1B125U	5-2
ADDLV	1-2	A1B126U	5-2
ADDLW	1-2	A1B127U	5-2
ADDLX	1-2	A1B128U	5-2
ADDLY	1-2	A1B129U	5-2
ADDLZ	1-2	A1B130U	5-2
A1B131C	5-1	A1B131U	5-2
A1B132C	5-1	A1B132U	5-2
A1B133C	5-1	A1B133U	5-2
A1B134C	5-1	A1B134U	5-2
A1B135C	5-1	A1B135U	5-2
A1B136C	5-1	A1B136U	5-2
A1B137C	5-1	A1B137U	5-2
A1B138C	5-1	A1B138U	5-2
A1B139C	5-1	A1B139U	5-2
A1B140C	5-1	A1B140U	5-2
A1B141C	5-1	A1B141U	5-2
A1B142C	5-1	A1B142U	5-2
A1B143C	5-1	A1B143U	5-2
A1B144C	5-1	A1B144U	5-2
A1B145C	5-1	A1B145U	5-2
A1B146C	5-1	A1B146U	5-2
A1B147C	5-1	A1B147U	5-2
A1B148C	5-1	A1B148U	5-2
A1B149C	5-1	A1B149U	5-2
A1B150C	5-1	A1B150U	5-2
A1B151C	5-1	A1B151U	5-2
A1B152C	5-1	A1B152U	5-2
A1B153C	5-1	A1B153U	5-2
A1B154C	5-1	A1B154U	5-2
A1B155C	5-1	A1B155U	5-2
A1B156C	5-1	A1B156U	5-2
A1B157C	5-1	A1B157U	5-2
A1B158C	5-1	A1B158U	5-2
A1B159C	5-1	A1B159U	5-2
A1B160C	5-1	A1B160U	5-2
A1B161C	5-1	A1B161U	5-2
A1B162C	5-1	A1B162U	5-2
A1B163C	5-1	A1B163U	5-2
A1B164C	5-1	A1B164U	5-2
A1B165C	5-1	A1B165U	5-2
A1B166C	5-1	A1B166U	5-2
A1B167C	5-1	A1B167U	5-2
A1B168C	5-1	A1B168U	5-2
A1B169C	5-1	A1B169U	5-2
A1B170C	5-1	A1B170U	5-2
A1B171C	5-1	A1B171U	5-2
A1B172C	5-1	A1B172U	5-2
A1B173C	5-1	A1B173U	5-2
A1B174C	5-1	A1B174U	5-2
A1B175C	5-1	A1B175U	5-2
A1B176C	5-1	A1B176U	5-2
A1B177C	5-1	A1B177U	5-2
A1B178C	5-1	A1B178U	5-2
A1B179C	5-1	A1B179U	5-2
A1B180C	5-1	A1B180U	5-2
A1B181C	5-1	A1B181U	5-2
A1B182C	5-1	A1B182U	5-2
A1B183C	5-1	A1B183U	5-2
A1B184C	5-1	A1B184U	5-2
A1B185C	5-1	A1B185U	5-2
A1B186C	5-1	A1B186U	5-2
A1B187C	5-1	A1B187U	5-2
A1B188C	5-1	A1B188U	5-2
A1B189C	5-1	A1B189U	5-2
A1B190C	5-1	A1B190U	5-2
A1B191C	5-1	A1B191U	5-2
A1B192C	5-1	A1B192U	5-2
A1B193C	5-1	A1B193U	5-2
A1B194C	5-1	A1B194U	5-2
A1B195C	5-1	A1B195U	5-2
A1B196C	5-1	A1B196U	5-2
A1B197C	5-1	A1B197U	5-2
A1B198C	5-1	A1B198U	5-2
A1B199C	5-1	A1B199U	5-2
A1B200C	5-1	A1B200U	5-2
A1B201C	5-1	A1B201U	5-2
A1B202C	5-1	A1B202U	5-2
A1B203C	5-1	A1B203U	5-2
A1B204C	5-1	A1B204U	5-2
A1B205C	5-1	A1B205U	5-2
A1B206C	5-1	A1B206U	5-2
A1B207C	5-1	A1B207U	5-2
A1B208C	5-1	A1B208U	5-2
A1B209C	5-1	A1B209U	5-2
A1B210C	5-1	A1B210U	5-2
A1B211C	5-1	A1B211U	5-2
A1B212C	5-1	A1B212U	5-2
A1B213C	5-1	A1B213U	5-2
A1B214C	5-1	A1B214U	5-2
A1B215C	5-1	A1B215U	5-2
A1B216C	5-1	A1B216U	5-2
A1B217C	5-1	A1B217U	5-2
A1B218C	5-1	A1B218U	5-2
A1B219C	5-1	A1B219U	5-2
A1B220C	5-1	A1B220U	5-2
A1B221C	5-1	A1B221U	5-2
A1B222C	5-1	A1B222U	5-2
A1B223C	5-1	A1B223U	5-2
A1B224C	5-1	A1B224U	5-2
A1B225C	5-1	A1B225U	5-2
A1B226C	5-1	A1B226U	5-2
A1B227C	5-1	A1B227U	5-2
A1B228C	5-1	A1B228U	5-2
A1B229C	5-1	A1B229U	5-2
A1B230C	5-1	A1B230U	5-2
A1B231C	5-1	A1B231U	5-2
A1B232C	5-1	A1B232U	5-2
A1B233C	5-1	A1B233U	5-2
A1B234C	5-1	A1B234U	5-2
A1B235C	5-1	A1B235U	5-2
A1B236C	5-1	A1B236U	5-2
A1B237C	5-1	A1B237U	5-2
A1B238C	5-1	A1B238U	5-2
A1B239C	5-1	A1B239U	5-2
A1B240C	5-1	A1B240U	5-2
A1B241C	5-1	A1B241U	5-2
A1B242C	5-1	A1B242U	5-2
A1B243C	5-1	A1B243U	5-2
A1B244C	5-1	A1B244U	5-2
A1B245C	5-1	A1B245U	5-2
A1B246C	5-1	A1B246U	5-2
A1B247C	5-1	A1B247U	5-2
A1B248C	5-1	A1B248U	5-2
A1B249C	5-1	A1B249U	5-2
A1B250C	5-1	A1B250U	5-2
A1B251C	5-1	A1B251U	5-2
A1B252C	5-1	A1B252U	5-2
A1B253C	5-1	A1B253U	5-2
A1B254C	5-1	A1B254U	5-2
A1B255C	5-1	A1B255U	5-2
A1B256C	5-1	A1B256U	5-2
A1B257C	5-1	A1B257U	5-2
A1B258C	5-1	A1B258U	5-2
A1B259C	5-1	A1B259U	5-2
A1B260C	5-1	A1B260U	5-2
A1B261C	5-1	A1B261U	5-2
A1B262C	5-1	A1B262U	5-2
A1B263C	5-1	A1B263U	5-2
A1B264C	5-1	A1B264U	5-2
A1B265C	5-1	A1B265U	5-2
A1B266C	5-1	A1B266U	5-2
A1B267C	5-1	A1B267U	5-2
A1B268C	5-1	A1B268U	5-2
A1B269C	5-1	A1B269U	5-2
A1B270C	5-1	A1B270U	5-2
A1B271C	5-1	A1B271U	5-2
A1B272C	5-1	A1B272U	5-2
A1B273C	5-1	A1B273U	5-2
A1B274C	5-1	A1B274U	5-2
A1B275C	5-1	A1B275U	5-2
A1B276C	5-1	A1B276U	5-2
A1B277C	5-1	A1B277U	5-2
A1B278C	5-1	A1B278U	5-2
A1B279C	5-1	A1B279U	5-2
A1B280C	5-1	A1B280U	5-2
A1B281C	5-1	A1B281U	5-2
A1B282C	5-1	A1B282U	5-2
A1B283C	5-1	A1B283U	5-2
A1B284C	5-1	A1B284U	5-2
A1B285C	5-1	A1B285U	5-2
A1B286C	5-1	A1B286U	5-2
A1B287C	5-1	A1B287U	5-2
A1B288C	5-1	A1B288U	5-2
A1B289C	5-1	A1B289U	5-2
A1B290C	5-1	A1B290U	5-2
A1B291C	5-1	A1B291U	5-2
A1B292C	5-1	A1B292U	5-2
A1B293C	5-1	A1B293U	5-2
A1B294C	5-1	A1B294U	5-2
A1B295C	5-1	A1B295U	5-2
A1B296C	5-1	A1B296U	5-2
A1B297C	5-1	A1B297U	5-2
A1B298C	5-1	A1B298U	5-2
A1B299C	5-1	A1B299U	5-2
A1B300C	5-1	A1B300U	5-2



NOTES: UNLESS OTHERWISE SPECIFIED
1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
2. ALL CIRCUITS SHOWN ON THIS FIGURE AF CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOL ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


- ▲ INPUT FROM ANOTHER FIGUR
- ▲ INPUT FROM SAME FIGURE
- ▣ OUTPUT TO ANOTHER FIGURE
- ▣ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- OUTPUT TO SAME FIGURE

4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUITS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATION; REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
5. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
6. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
7. SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-2. Alterable Processor High Speed Input Buffer Read/Write Memory and Output Register Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O - SH	OUTPUTS	F/O - SH
AIBASS	4-2	AIBA40	2-0
AIBASR	4-2	AIBAMTA	2-0
AIBRE0V	4-2	AIBAMTB	2-0
AIBR0J	4-2	AIBAMTC	2-0
AIBRSD4	53-0	AIBAMTD	2-0
AIBWE0V	4-2		
AIBW0J	4-2		
A10NBA	54-2		




MS200115

FO-3. Alterable Processor High Speed Input Buffer Read/Write Address Counter Logic Diagram


- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - ▲ INPUT FROM SAME FIGURE
 - ▲ OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O - SH	OUTPUTS	F/O - SH
ASMC04	44-2	ABLTPKQ	52-1
ASQT0	54-2	ABLTCIE	1-2
A10M04	54-2	ADDRL0	1-2
A10M04	54-2	ADDWDK	52-1
A10M04	54-2	ABASK	3-0
AADVC0	12-0	ABASK	3-0
ADDOT0	1-2	ABCAK	10-2
ADDFBR	1-2	ABELA	2-0
ADDFBS	1-2	ABEM0	52-1
ABRS04	55-0	ABOLA	2-0
AXFH00	14-1	ABREA	2-0
LBLPR	49-0	ABREV	3-0
		ABRAJ	3-0
		ABWEV	2-0
			2-0
		ABWAJ	3-0
		ABWYK	14-3
		ABWV0	12-0



FO-4. Alterable Processor High Speed Input Buffer Control Logic Diagram (Sheet 1 of 2)




MS200210

FO-4. Alterable Processor High Speed Input Buffer Control Logic Diagram (Sheet 2 of 2)


INPUTS	F/O - 5H	MODULE	F/O - 5H	OUTPUTS	F/O - 5H	OUTPUTS	F/O - 5H
ADDVCA	12-9	AALR411A	8-2	ABM204	54-7	ALB800V	8-1
AALR111A	8-1	AALR411A	8-2	ABM204	54-8	ALB800V	8-2
AALR112A	8-1	AALR411A	8-2	LAPRQ14V	42-6	ALB800V	8-2
AALR113A	8-1	AALR411A	8-2	RLRQ124	42-8	ALB800V	8-2
AALR114A	8-1	AALR411A	8-2	ALCTFA	14-2	ALB800V	8-2
AALR115A	8-1	ALRQ3M	18-3	ALACKA	9-1	ALB800V	8-2
AALR211A	8-1	ALRQ2C	14-2	ALB800V	14-1	ALB800V	8-2
AALR212A	8-1	ALRQ2C	14-2	ALB800V	14-2	ALB800V	8-2
AALR213A	8-1	ALRQ2C	14-2	ALB800V	14-3	ALB800V	8-2
AALR214A	8-1	ALRQ2C	14-2	ALB800V	14-4	ALB800V	8-2
AALR215A	8-1	ALRQ2C	14-2	ALB800V	14-5	ALB800V	8-2
AALR311A	8-1	ANRSTAY	59-8	ALB800V	8-1	ALB800V	8-2
AALR312A	8-1	ATV196	14-2	ALB800V	8-1	ALC800D	42-9
AALR313A	8-1	ATV197	14-2	ALB800V	8-1	ALC800D	42-9
AALR314A	8-2	AXFL59	14-2	ALB800V	8-1	ALENAD	42-9

OUTPUTS	F/O - 5H	OUTPUTS	F/O - 5H	OUTPUTS	F/O - 5H	OUTPUTS	F/O - 5H
ALRNF2	59-2	(ALRNF4D)	59-1	ALRNF0	60-8	AL112B	41-2
ALRNF3	45-8	(ALRNF4D)	59-1	ALRNF1	60-9	AL112B	41-3
(ALRNF7)	59-1	ALRNF5	46-2	ALRNF2	60-1	(AL112D)	59-1
(ALRNF7)	59-1	(ALRNF5D)	59-1	ALRNF3	46-3	AL112B	41-1
ALRNF8	46-3	(ALRNF5D)	59-1	ALRNF4	46-4	AL114B	46-3
(ALRNF7)	59-1	ALRNF6	46-3	ALRNF5	59-1	(AL114D)	59-1
ALRNF9	59-1	(ALRNF6D)	59-1	ALRNF6	46-5	AL112B	41-2
ALRNF10	46-3	ALRNF7	59-1	ALRNF7	59-1	AL112B	41-2
(ALRNF7)	59-1	(ALRNF6D)	59-1	ALRNF8	46-6	AL112B	41-2
ALRNF11	46-3	ALRNF8	46-3	ALRNF9	59-1	ALRNF1D	59-1
(ALRNF7)	59-1	(ALRNF6D)	59-1	ALRNF10	59-1	ALRNF1D	59-1
ALRNF12	46-3	ALRNF9	59-1	ALRNF11	41-2	LAPAC0V	50-2
(ALRNF7)	59-1	ALRNF10	46-3	ALRNF12	46-8	LAP1A	50-2
ALRNF13	46-3	(ALRNF6D)	59-1	ALRNF13	59-1	(ALRNF1D)	59-1
ALRNF14	46-3	ALRNF11	59-1	ALRNF14	59-1	ALRNF1D	59-1




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-5. Alterable Processor Low Speed Input/Output Logic Diagram




FO-6. Alterable Processor Arithmetic Logic Diagram (Sheet 2 of 3)



FO-6. Alterable Processor Arithmetic Logic Diagram (Sheet 3 of 3)






INPUT	FIG. NO.	UNIT/TYPE	FIG. NO.	UNIT/TYPE	FIG. NO.
AKM1111A	6-1	AKV020	12-2	ATF040	4-2
AKM1112A	6-1	AKV020	6-1		6-2
AKM1113A	6-1	AKV020	8-1	12-1	
AKM1114A	6-1	AKV020	12-1	12-2	
AKM1115A	6-1	AKV020	12-1	12-2	
AKM1116A	6-1	AKV020	12-1	12-2	
AKM1117A	6-1	AKV020	12-1	12-2	
AKM1118A	6-1	AKV020	12-1	12-2	
AKM1119A	6-1	AKV020	12-1	12-2	
AKM1120A	6-1	AKV020	12-1	12-2	
AKM1121A	6-1	AKV020	12-1	12-2	
AKM1122A	6-1	AKV020	12-1	12-2	
AKM1123A	6-1	AKV020	12-1	12-2	
AKM1124A	6-1	AKV020	12-1	12-2	
AKM1125A	6-1	AKV020	12-1	12-2	
AKM1126A	6-1	AKV020	12-1	12-2	
AKM1127A	6-1	AKV020	12-1	12-2	
AKM1128A	6-1	AKV020	12-1	12-2	
AKM1129A	6-1	AKV020	12-1	12-2	
AKM1130A	6-1	AKV020	12-1	12-2	
AKM1131A	6-1	AKV020	12-1	12-2	
AKM1132A	6-1	AKV020	12-1	12-2	
AKM1133A	6-1	AKV020	12-1	12-2	
AKM1134A	6-1	AKV020	12-1	12-2	
AKM1135A	6-1	AKV020	12-1	12-2	
AKM1136A	6-1	AKV020	12-1	12-2	
AKM1137A	6-1	AKV020	12-1	12-2	
AKM1138A	6-1	AKV020	12-1	12-2	
AKM1139A	6-1	AKV020	12-1	12-2	
AKM1140A	6-1	AKV020	12-1	12-2	
AKM1141A	6-1	AKV020	12-1	12-2	
AKM1142A	6-1	AKV020	12-1	12-2	
AKM1143A	6-1	AKV020	12-1	12-2	
AKM1144A	6-1	AKV020	12-1	12-2	
AKM1145A	6-1	AKV020	12-1	12-2	
AKM1146A	6-1	AKV020	12-1	12-2	
AKM1147A	6-1	AKV020	12-1	12-2	
AKM1148A	6-1	AKV020	12-1	12-2	
AKM1149A	6-1	AKV020	12-1	12-2	
AKM1150A	6-1	AKV020	12-1	12-2	
AKM1151A	6-1	AKV020	12-1	12-2	
AKM1152A	6-1	AKV020	12-1	12-2	
AKM1153A	6-1	AKV020	12-1	12-2	
AKM1154A	6-1	AKV020	12-1	12-2	
AKM1155A	6-1	AKV020	12-1	12-2	
AKM1156A	6-1	AKV020	12-1	12-2	
AKM1157A	6-1	AKV020	12-1	12-2	
AKM1158A	6-1	AKV020	12-1	12-2	
AKM1159A	6-1	AKV020	12-1	12-2	
AKM1160A	6-1	AKV020	12-1	12-2	
AKM1161A	6-1	AKV020	12-1	12-2	
AKM1162A	6-1	AKV020	12-1	12-2	
AKM1163A	6-1	AKV020	12-1	12-2	
AKM1164A	6-1	AKV020	12-1	12-2	
AKM1165A	6-1	AKV020	12-1	12-2	
AKM1166A	6-1	AKV020	12-1	12-2	
AKM1167A	6-1	AKV020	12-1	12-2	
AKM1168A	6-1	AKV020	12-1	12-2	
AKM1169A	6-1	AKV020	12-1	12-2	
AKM1170A	6-1	AKV020	12-1	12-2	
AKM1171A	6-1	AKV020	12-1	12-2	
AKM1172A	6-1	AKV020	12-1	12-2	
AKM1173A	6-1	AKV020	12-1	12-2	
AKM1174A	6-1	AKV020	12-1	12-2	
AKM1175A	6-1	AKV020	12-1	12-2	
AKM1176A	6-1	AKV020	12-1	12-2	
AKM1177A	6-1	AKV020	12-1	12-2	
AKM1178A	6-1	AKV020	12-1	12-2	
AKM1179A	6-1	AKV020	12-1	12-2	
AKM1180A	6-1	AKV020	12-1	12-2	
AKM1181A	6-1	AKV020	12-1	12-2	
AKM1182A	6-1	AKV020	12-1	12-2	
AKM1183A	6-1	AKV020	12-1	12-2	
AKM1184A	6-1	AKV020	12-1	12-2	
AKM1185A	6-1	AKV020	12-1	12-2	
AKM1186A	6-1	AKV020	12-1	12-2	
AKM1187A	6-1	AKV020	12-1	12-2	
AKM1188A	6-1	AKV020	12-1	12-2	
AKM1189A	6-1	AKV020	12-1	12-2	
AKM1190A	6-1	AKV020	12-1	12-2	
AKM1191A	6-1	AKV020	12-1	12-2	
AKM1192A	6-1	AKV020	12-1	12-2	
AKM1193A	6-1	AKV020	12-1	12-2	
AKM1194A	6-1	AKV020	12-1	12-2	
AKM1195A	6-1	AKV020	12-1	12-2	
AKM1196A	6-1	AKV020	12-1	12-2	
AKM1197A	6-1	AKV020	12-1	12-2	
AKM1198A	6-1	AKV020	12-1	12-2	
AKM1199A	6-1	AKV020	12-1	12-2	
AKM1200A	6-1	AKV020	12-1	12-2	



NOTES: UNLESS OTHERWISE SPECIFIED


- PARTIAL REFERENCE DESIGNATION SHOWN FOR COMPLETE DESIGNATION PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
- ALL CIRCUITS SHOWN ON THIS FIG. CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
- DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-7. Alterable Processor Data File Storage and Address Logic Diagram (Sheet 1 of 2)




FO-7. Alterable Processor Data File Storage and Address Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH
AALR101A	1-2	AALR202A	6-2	ACRQ11E	9-2	AFTD100	7-2	ALB000V	8-0
AALR102A	4-2	AALR203A	6-2	ACRQ12E	9-2	AFTD120	7-2	ALB001V	8-0
AALR103A	6-2	AALR204A	6-3	ACRQ13E	9-2	AFTD140	7-2	ALB004V	8-0
AALR104A	8-2	AALR205A	6-2	ACRQ20E	9-2	AFTD160	7-2	ALB006V	8-0
AALR121A	8-1	AALR206A	6-3	ACRQ22E	9-2	AIB013V	2-0	ALB007V	8-0
AALR122A	8-1	AALR207A	6-3	ACRQ30E	9-2	AIB012U	2-0	ALB009V	8-0
AALR123A	8-1	AALR208A	6-3	ACRQ31E	9-2	AIB013U	2-0	ALB009V	8-0
AALR124A	8-1	AALR209A	6-3	ACRQ41E	9-2	AIB014C	2-0	ALB009V	8-0
AALR201A	8-2	AALR210A	6-3	ACRQ42E	9-2	ALB010V	2-3	ALB010V	8-0
AALR202A	8-2	AALR211A	6-3	ACRQ43E	9-2	AIB020U	2-0	ALB110V	8-0
AALR203A	8-2	AALR212A	15-0	AFD000	7-2	AIB021U	2-0	ALB120V	8-0
AALR204A	8-2	AALR213A	15-0	AFD010	7-2	AIB024C	2-0	ALB130V	8-0
AALR205A	8-2	AALR214A	15-0	AFD020	7-2	AIB031C	2-0	ALB140V	8-0
AALR206A	8-2	AALR215A	48-2	AFD030	7-2	AIB032U	2-0	ALB140V	8-0
AALR207A	8-2	AALR216A	48-2	AFD040	7-2	AIB033U	2-0		
AALR208A	8-2	AALR217A	48-2	AFD050	7-2	AIB040U	2-0		
AALR209A	8-2	AALR218A	11-0	AFD060	7-2	AIB041U	2-0		
AALR210A	8-2	AALR219A	11-0	AFD070	7-2	AIB042U	2-0		
AALR211A	8-2	AALR220A	9-2	AFD080	7-2	AIB043U	2-0		
AALR212A	8-2	AALR221A	6-3	AFD090	7-2	ALB044U	2-0		
AALR213A	8-2	AALR222A	9-2	AFD100	7-2	ALB000V	8-0		
AALR214A	8-2	AALR223A	9-2	AFD110	7-2	ALB010V	8-0		
AALR215A	8-2	AALR224A	9-2						
AALR216A	8-2	AALR225A	9-2						
AALR217A	8-2	AALR226A	9-2						
AALR218A	8-2	AALR227A	9-2						
AALR219A	8-2	AALR228A	9-2						
AALR220A	8-2	AALR229A	9-2						
AALR221A	8-2	AALR230A	9-2						
AALR222A	8-2	AALR231A	9-2						
AALR223A	8-2	AALR232A	9-2						
AALR224A	8-2	AALR233A	9-2						
AALR225A	8-2	AALR234A	9-2						
AALR226A	8-2	AALR235A	9-2						
AALR227A	8-2	AALR236A	9-2						
AALR228A	8-2	AALR237A	9-2						
AALR229A	8-2	AALR238A	9-2						
AALR230A	8-2	AALR239A	9-2						
AALR231A	8-2	AALR240A	9-2						
AALR232A	8-2	AALR241A	9-2						
AALR233A	8-2	AALR242A	9-2						
AALR234A	8-2	AALR243A	9-2						
AALR235A	8-2	AALR244A	9-2						
AALR236A	8-2	AALR245A	9-2						
AALR237A	8-2	AALR246A	9-2						
AALR238A	8-2	AALR247A	9-2						
AALR239A	8-2	AALR248A	9-2						
AALR240A	8-2	AALR249A	9-2						
AALR241A	8-2	AALR250A	9-2						
AALR242A	8-2	AALR251A	9-2						
AALR243A	8-2	AALR252A	9-2						
AALR244A	8-2	AALR253A	9-2						
AALR245A	8-2	AALR254A	9-2						
AALR246A	8-2	AALR255A	9-2						
AALR247A	8-2	AALR256A	9-2						
AALR248A	8-2	AALR257A	9-2						
AALR249A	8-2	AALR258A	9-2						
AALR250A	8-2	AALR259A	9-2						
AALR251A	8-2	AALR260A	9-2						
AALR252A	8-2	AALR261A	9-2						
AALR253A	8-2	AALR262A	9-2						
AALR254A	8-2	AALR263A	9-2						
AALR255A	8-2	AALR264A	9-2						
AALR256A	8-2	AALR265A	9-2						
AALR257A	8-2	AALR266A	9-2						
AALR258A	8-2	AALR267A	9-2						
AALR259A	8-2	AALR268A	9-2						
AALR260A	8-2	AALR269A	9-2						
AALR261A	8-2	AALR270A	9-2						
AALR262A	8-2	AALR271A	9-2						
AALR263A	8-2	AALR272A	9-2						
AALR264A	8-2	AALR273A	9-2						
AALR265A	8-2	AALR274A	9-2						
AALR266A	8-2	AALR275A	9-2						
AALR267A	8-2	AALR276A	9-2						
AALR268A	8-2	AALR277A	9-2						
AALR269A	8-2	AALR278A	9-2						
AALR270A	8-2	AALR279A	9-2						
AALR271A	8-2	AALR280A	9-2						
AALR272A	8-2	AALR281A	9-2						
AALR273A	8-2	AALR282A	9-2						
AALR274A	8-2	AALR283A	9-2						
AALR275A	8-2	AALR284A	9-2						
AALR276A	8-2	AALR285A	9-2						
AALR277A	8-2	AALR286A	9-2						
AALR278A	8-2	AALR287A	9-2						
AALR279A	8-2	AALR288A	9-2						
AALR280A	8-2	AALR289A	9-2						
AALR281A	8-2	AALR290A	9-2						
AALR282A	8-2	AALR291A	9-2						
AALR283A	8-2	AALR292A	9-2						
AALR284A	8-2	AALR293A	9-2						
AALR285A	8-2	AALR294A	9-2						
AALR286A	8-2	AALR295A	9-2						
AALR287A	8-2	AALR296A	9-2						
AALR288A	8-2	AALR297A	9-2						
AALR289A	8-2	AALR298A	9-2						
AALR290A	8-2	AALR299A	9-2						
AALR291A	8-2	AALR300A	9-2						
AALR292A	8-2	AALR301A	9-2						
AALR293A	8-2	AALR302A	9-2						
AALR294A	8-2	AALR303A	9-2						
AALR295A	8-2	AALR304A	9-2						
AALR296A	8-2	AALR305A	9-2						
AALR297A	8-2	AALR306A	9-2						
AALR298A	8-2	AALR307A	9-2						
AALR299A	8-2	AALR308A	9-2						
AALR300A	8-2	AALR309A	9-2						
AALR301A	8-2	AALR310A	9-2						
AALR302A	8-2	AALR311A	9-2						
AALR303A	8-2	AALR312A	9-2						
AALR304A	8-2	AALR313A	9-2						
AALR305A	8-2	AALR314A	9-2						
AALR306A	8-2	AALR315A	9-2						
AALR307A	8-2	AALR316A	9-2						
AALR308A	8-2	AALR317A	9-2						
AALR309A	8-2	AALR318A	9-2						
AALR310A	8-2	AALR319A	9-2						
AALR311A	8-2	AALR320A	9-2						
AALR312A	8-2	AALR321A	9-2						
AALR313A	8-2	AALR322A	9-2						
AALR314A	8-2	AALR323A	9-2						
AALR315A	8-2	AALR324A	9-2						
AALR316A	8-2	AALR325A	9-2						
AALR317A	8-2	AALR326A	9-2						
AALR318A	8-2	AALR327A	9-2						
AALR319A	8-2	AALR328A	9-2						
AALR320A	8-2	AALR329A	9-2						
AALR321A	8-2	AALR330A	9-2						
AALR322A	8-2	AALR331A	9-2						
AALR323A	8-2	AALR332A	9-2						
AALR324A	8-2	AALR333A	9-2						
AALR325A	8-2	AALR334A	9-2						
AALR326A	8-2	AALR335A	9-2						
AALR327A	8-2	AALR336A	9-2						
AALR328A	8-2	AALR337A	9-2						
AALR329A	8-2	AALR338A	9-2						
AALR330A	8-2	AALR339A	9-2						
AALR331A	8-2	AALR340A	9-2						
AALR332A	8-2	AALR341A	9-2						
AALR333A	8-2	AALR342A	9-2						
AALR334A	8-2	AALR343A	9-2						
AALR335A	8-2	AALR344A	9-2						
AALR336A	8-2	AALR345A	9-2						
AALR337A	8-2	AALR346A	9-2						
AALR338A	8-2	AALR347A	9-2						
AALR339A	8-2	AALR348A	9-2						
AALR340A	8-2	AALR349A	9-2						
AALR341A	8-2	AALR350A	9-2						
AALR342A	8-2	AALR351A	9-2						
AALR343A	8-2	AALR352A	9-2						
AALR344A	8-2	AALR353A	9-2						
AALR345A	8-2	AALR354A	9-2						
AALR346A	8-2	AALR355A	9-2						
AALR347A	8-2	AALR356A	9-2						
AALR348A	8-2	AALR357A	9-2						
AALR349A	8-2	AALR358A	9-2						
AALR350A	8-2	AALR359A	9-2						
AALR351A	8-2	AALR360A	9-2						
AALR352A	8-2	AALR361A	9-2						
AALR353A	8-2	AALR362A	9-2						
AALR354A	8-2	AALR363A	9-2						
AALR355A	8-2	AALR364A	9-2						
AALR356A	8-2	AALR365A	9-2						
AALR357A	8-2	AALR366A	9-2						
AALR358A	8-2	AALR367A	9-2						
AALR359A	8-2	AALR368A	9-2						
AALR360A	8-2	AALR369A	9-2						
AALR361A	8-2	AALR370A	9-2						
AALR362A	8-2	AALR371A	9-2						
AALR363A	8-2	AALR372A	9-2						
AALR364A	8-2	AALR373A	9-2						
AALR365A	8-2	AALR374A	9-2						




FO-8. Alterable Processor 8-Input Multiplexer Logic Diagram (Sheet 2 of 2)



FO-9 Alterable Processor Program Memory and Command Register Logic Diagram (Sheet 2 of 2)


- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 INPUT FROM ANOTHER FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O - SH	OUTPUTS	F/O - SH
AALR111A	8-1	AALR131A	6-2
AALR112A	8-1	AALR132A	30-1
AALR113A	8-1	AALR132A	6-2
AALR114A	8-1	AALR132A	30-1
AALR211A	8-1	AALR133A	6-2
AALR212A	8-1	AALR133A	30-1
AALR213A	8-1	AALR134A	6-2
AALR214A	8-1	AALR134A	30-1
AALR311A	8-2	AALR231A	6-2
AALR312A	8-2	AALR231A	30-1
AALR313A	8-2	AALR232A	6-2
AALR314A	8-2	AALR232A	30-1
AALR411A	8-2	AALR233A	6-2
AALR412A	8-2	AALR233A	30-1
AALR413A	8-2	AALR234A	6-2
AALR414A	8-2	AALR234A	30-1
ACWSWJ	13-0	AALR331A	6-2
AIB044U	2-0	AALR331A	30-1
AMRSTAV	53-0	AALR332A	6-2
ATVIB0	14-2	AALR332A	30-1
AXFTH0	14-1	AALR333A	6-2
ASMZAA	6-2	AALR333A	30-1
ASMZC04	54-2	AALR334A	6-2
KDBAKA	28-0	AALR334A	30-1
LAPG00	49-0	AALR431A	6-2
LDBTDA	49-0	AALR431A	30-1
OUTPUTS			
AALR432A	6-3		
AALR433A	6-3		
AALR434A	6-3		
AHORDA	28-0		
AH0150V	30-1		
AHRLIA	49-0		
	14-2		



FO-10. Alterable Processor High Speed Output Buffer Logic Diagram

INPUTS	F/O - SH	OUTPUTS	F/O - SH
AADVCO	15-0	ACCBEA	15-0
ASMZB04	54-2	ACC10Q	8-2
ASMZD04	54-2	ACC11Q	14-1
ASMZE04	54-2	ACC10KQ	98-1
ACIM5TA	9-2	ACC10KQ	14-0
ACIM5TB	9-2	ACC11KQ	8-2
ACIM4TB	9-2	ACC11KQ	14-1
ACIM4TC	9-2	ADTR3A	9-2
ACIM4TD	9-2	AXBSTA	7-1
ACR09A	9-2		8-1
ACR13A	9-2	AXBSTOV	15-0
ACR14A	9-2	AXBSTOV	14-1
ACRQ33E	9-2	AXCBA9	0-1
ACRQ40E	9-2	AX1B0	7-1
ACRQ41E	9-2		14-2
ACRQ42E	9-2		



- NOTES: UNLESS OTHERWISE SPECIFIED
1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


INPUT FROM ANOTHER FIGURE
 INPUT FROM SAME FIGURE
 OUTPUT TO ANOTHER FIGURE
 OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 OUTPUT TO SAME FIGURE

4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
6. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
7. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
8. SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200127

FO-11. Alterable Processor Timing and Control Command Copy Register Logic Diagram


INPUTS	I/O - SH	OUTPUTS	I/O - SH
AAFT1A	14-2	AADVCA	5-0
ASMZ04	54-8	AADVCO	4-1
ACR054V	14-1	AARSNA	6-1
ACR05AV	9-2	AMCCRIU	6-1
ACR05AV	9-2	AMCCRSU	6-1
AFD090	7-2	AMF8H1U	6-1
AFD010	7-2	AMF8H2U	6-1
AFD030	7-2	AMF8H3U	6-1
AFD040	7-2	AMF8H4U	6-1
AFD050	7-2	AT1FFJ	14-2
AFD060	7-2	AT2FFJ	5-0
AFD080	7-2		6-1
AFD070	7-2		14-2
AFD080	7-2	AT1NBV	14-2
AFD090	7-2		15-0
ASCPJA	14-2	AT2NBV	14-1
AMCRLA	14-2	ATXKBA	15-0
AMRSTAV	55-0	ATXKRV	14-2
ATCRKA	54-2		
AT1VB0	14-2		
AT2CO0	14-2		
ASMPY0V	14-2		
ASISF0V	14-1		
AKTCC0	14-2		
AKT31A	14-4		



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-12. Alterable Processor Timing and Control Command Timing Logic Diagram

REF ID	FAC - 30	CONTAINER	FAC - 30
ACR100	14-3	ACR100	14-3
ACR101	14-3	ACR101	14-3
ACR102	14-3	ACR102	14-3
ACR103	14-3	ACR103	14-3
ACR104	14-3	ACR104	14-3
ACR105	14-3	ACR105	14-3
ACR106	14-3	ACR106	14-3
ACR107	14-3	ACR107	14-3
ACR108	14-3	ACR108	14-3
ACR109	14-3	ACR109	14-3
ACR110	14-3	ACR110	14-3
ACR111	14-3	ACR111	14-3
ACR112	14-3	ACR112	14-3
ACR113	14-3	ACR113	14-3
ACR114	14-3	ACR114	14-3
ACR115	14-3	ACR115	14-3
ACR116	14-3	ACR116	14-3
ACR117	14-3	ACR117	14-3
ACR118	14-3	ACR118	14-3
ACR119	14-3	ACR119	14-3
ACR120	14-3	ACR120	14-3




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.

FO-13. Alterable Processor Timing and Control Sense Switch Logic Diagram



FO-14. Alterable Processor Timing and Control Instruction Decode Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SH	OUTPUTS	F/O - SH
ACCBEA	11-0	ABSMXTB	8-1
ACD8D0T	14-1		52-2
ACD811T	14-1	ABSMXTC	8-1
ACD812T	14-1		52-2
ACD813T	14-1	ABSMXTD	8-1
ACD826T	14-1		52-2
ACD827T	14-1		
ACR07A	9-2		
ACR08A	9-2		
ACR09A	9-2		
ACR12A	9-2		
ACR120	9-2		
AD8D10V	14-1		
AD8D20V	14-1		
AD8D30	14-1		
ATINB0V	12-0		
AT2XBA	12-0		
AXBSTA	11-0		
AXBWTO	14-2		



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:


- ▲ INPUT FROM ANOTHER FIGURE
- △ INPUT FROM SAME FIGURE
- OUTPUT TO ANOTHER FIGURE
- ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-15. Alterable Processor Timing and Control Data Bus Select Logic Diagram


INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH
KACLD0	26-1	KALR411A	18-2	KFD000	17-2	KFD140	17-2
KALR111A	18-1	KALR412A	18-2	KFD010	17-2	KFD150	17-2
KALR112A	18-1	KALR413A	18-2	KFD020	17-2	KHC100	52-2
KALR113A	18-1	KALR414A	18-2	KFD030	17-2	KHC200	52-2
KALR114A	18-1	KALR431A	20-0	KFD040	17-2	KHC300	52-2
KALR131A	20-0	KALR432A	20-0	KFD050	17-2	KT2FFJ	24-0
KALR132A	20-0	KALR433A	20-0	KFD060	17-2	KT2SF0	26-2
KALR133A	20-0	KALR434A	20-0	KFD070	17-2	KXCBA0	23-0
KALR134A	20-0	KCD814T	26-1	KFD080	17-2	KXSHF0V	26-1
KALR211A	18-2	KCD820T	26-1	KFD090	17-2	KORLDA	26-1
KALR212A	18-2	KCD821T	26-1	KFD100	17-2	KSMZBAH	54-3
KALR213A	18-2	KCD822T	26-1	KFD110	17-2	LENCBST	52-2
KALR214A	18-2	KCD823T	26-1	KFD120	17-2	LHCR3A	52-2
KALR231A	20-0	KCD824T	26-1	KFD130	17-2		
KALR232A	20-0	KCD825T	26-1				
KALR233A	20-0	KCD827T	26-1				
KALR234A	20-0	KCD831T	26-1				
KALR311A	18-2	KCD832T	26-1				
KALR312A	18-2	KCD834T	26-1				
KALR313A	18-2	KCR07A	19-2				
KALR314A	18-2	KCR05AV	19-2				
KALR331A	20-0	KCRQ20E	19-2				
KALR332A	20-0	KCRQ21E	19-2				
KALR333A	20-0	KCRQ22E	19-2				
KALR334A	20-0	KCRQ42E	19-2				

OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KALR223A	18-2	KBM020	52-3	KALR301A	18-2	KCD831T	26-2
KALR224A	18-2	KBM030	52-3	KALR302A	18-2	KSKDFA	19-1
KALR301A	18-2	KALR301A	18-2	KALR303A	18-2	K12130	24-0
KALR302A	18-2	KALR302A	18-2	KALR304A	18-2	KSMZBAH	20-0
KALR303A	18-2	KALR303A	18-2				
KALR304A	18-2	KALR304A	18-2				
KALR321A	18-2	KALR321A	18-2				
KALR322A	18-2	KALR322A	18-2				
KALR323A	18-2	KALR323A	18-2				
KALR324A	18-2	KALR324A	18-2				
KALR401A	18-2	KALR401A	18-2				
KALR402A	18-2	KALR402A	18-2				
KALR403A	18-2	KALR403A	18-2				
KALR404A	18-2	KALR404A	18-2				
KALR421A	18-2	KALR421A	18-2				
KALR422A	18-2	KALR422A	18-2				
KALR423A	18-2	KALR423A	18-2				
KALR424A	18-2	KALR424A	18-2				




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-16. Display Controller Arithmetic Logic Diagram (Sheet 1 of 4)



FO-16. Display Controller Arithmetic Logic Diagram (Sheet 2 of 4)




FO-16. Display Controller Arithmetic Logic Diagram (Sheet 3 of 4)



FO-16. Display Controller Arithmetic Logic Diagram (Sheet 4 of 4)


INPUTS	F/O - SH	INPUTS	F/O - SH
KALR111A	18-1	KCRQ15E	19-2
KALR112A	18-1	KCRQ20E	19-2
KALR113A	18-1	KCRQ21E	19-2
KALR114A	18-1	KCRQ22E	19-2
KALR211A	18-2	KCRQ23E	19-2
KALR212A	18-2	KCRQ31E	19-2
KALR213A	18-2	KCTRKA	54-3
KALR214A	18-2	KPWENO	28-1
KALR311A	18-2	KHC1C0	52-2
KALR312A	18-2	KHC3C0	52-2
KALR313A	18-2	KHC5C0	52-2
KALR314A	18-2	KICEN0	26-2
KALR411A	18-2	KICLDA	26-1
KALR412A	18-2	KMWRK0	54-3
KALR413A	18-2	KCBSTA	23-0
KALR414A	18-2	KXTLSA	23-0
KCRQ11E	19-2	KXIBI0	23-0
KCRQ11E	19-2	KSQFAV	23-0
KCRQ12E	19-2	KSQFAV	23-0

OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KBM010	52-3	KFD080	16-3
KFD000	16-2		18-2
	18-1		52-2
	52-2	KFD090	16-3
KFD010	16-2		18-2
	18-1		52-2
	52-2	KFD100	16-3
KFD020	16-2		18-2
	18-1		52-2
	52-2	KFD110	16-3
KFD030	16-2		18-2
	18-1		52-2
	52-2	KFD120	16-4
KFD040	16-2		18-2
	18-2		52-2
	52-2	KFD130	16-4
KFD050	16-2		18-2
	18-2		52-2
	52-2	KFD140	16-4
KFD060	16-2		18-2
	18-2		52-2
	52-2	KFD150	16-4
KFD070	16-2		18-2
	18-2		52-2
	52-2	KICTCA	28-2



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-17. Display Controller Data File Storage and Address Logic Diagram (Sheet 1 of 2)



FO-17. Display Controller Data File Storage and Address Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH
KALR101A	16-2	KALR402A	16-4	KDB010E	30-2	KFD110	17-2	KSDP32E	21-0	KSDP62E	21-0
KALR102A	16-2	KALR403A	16-4	KDB011E	30-2	KFD120	17-2	KSDP33E	21-0	KSDP63E	21-0
KALR103A	16-2	KALR404A	16-4	KDB012E	30-2	KFD130	17-2	KSDP40E	21-0	KSDP60E	21-0
KALR104A	16-2	KALR421A	16-4	KDB020E	30-2	KFD140	17-2	KSDP41E	21-0	KSDP61E	21-0
KALR121A	16-2	KALR422A	16-4	KDB021E	30-2	KFD150	17-2	KSDP42E	21-0	KSDP62E	21-0
KALR122A	16-2	KALR423A	16-4	KDB022E	30-2	KPAC11U	19-1	KSDP43E	21-0	KSDP63E	21-0
KALR123A	16-2	KALR424A	16-4	KDB023E	30-2	KPAC12U	19-1	KSDP40E	21-0	KSDP60E	21-0
KALR124A	16-2	KBSMCTB	27-0	KDB030E	30-2	KPAC13U	19-1	KSDP51E	21-0		
KALR201A	16-2	KBSMCTC	27-0	KDB031E	30-2	KPAC14U	19-1				
KALR202A	16-2	KBSMCTD	27-0	KDB032E	30-2	KPAC21U	19-1				
KALR203A	16-2	KCRQ10E	19-2	KDB033E	30-2	KPAC22U	19-1				
KALR204A	16-2	KCRQ11E	19-2	KDB040E	30-2	KPAC23U	19-1				
KALR221A	16-2	KCRQ12E	19-2	KDB041E	30-2	KPAC24U	19-1				
KALR222A	16-2	KCRQ13E	19-2	KDB042E	30-2	KPAC31U	19-1				
KALR223A	16-2	KCRQ20E	19-2	KFD000	17-2	KPAC32U	19-1				
KALR224A	16-2	KCRQ21E	19-2	KFD010	17-2	KSDP10E	21-0				
KALR301A	16-3	KCRQ22E	19-2	KFD020	17-2	KSDP11E	21-0				
KALR302A	16-3	KCRQ23E	19-2	KFD030	17-2	KSDP12E	21-0				
KALR303A	16-3	KCRQ30E	19-2	KFD040	17-2	KSDP13E	21-0				
KALR304A	16-3	KCRQ31E	19-2	KFD050	17-2	KSDP20E	21-0				
KALR321A	16-3	KCRQ41E	19-2	KFD060	17-2	KSDP21E	21-0				
KALR322A	16-3	KCRQ42E	19-2	KFD090	17-2	KSDP22E	21-0				
KALR323A	16-3	KCRQ43E	19-2	KFD080	17-2	KSDP23E	21-0				
KALR324A	16-3	KCR100V	23-0	KFD090	17-2	KSDP25E	21-0				
KALR401A	16-4	KCR110V	23-0	KFD100	17-2	KSDP31E	21-0				
		KCR120	19-2								

OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KALR111A	17-1	KALR114A	17-1	KALR213A	17-1	KALR312A	17-2	KALR411A	17-2
	19-1		19-1		19-1		19-1		20-0
	22-0		22-0		20-0		20-0		16-4
	20-0		20-0		16-2	KALR412A	17-2		16-3
	16-2		16-2	KALR214A	17-1	KALR313A	17-2		20-0
KALR112A	17-1	KALR211A	17-1		19-1		19-1		16-4
	19-1		19-1		22-0	KALR413A	17-2		16-4
	22-0		20-0		20-0		20-0		16-4
	20-0		16-2		16-2		16-2		16-4
	16-2	KALR212A	17-1	KALR311A	17-2	KALR414A	17-2		16-4
KALR113A	17-1		19-1		19-1		19-1		20-0
	19-1		22-0		22-0		22-0		16-4
	22-0		20-0		20-0		20-0		16-4
	20-0		16-2		16-2		16-2		16-3
	16-2								




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

- ▲ INPUT FROM ANOTHER FIGURE
- △ INPUT FROM SAME FIGURE
- ◻ OUTPUT TO ANOTHER FIGURE
- ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- ◻ OUTPUT TO SAME FIGURE


- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-18. Display Controller 8-Input Multiplexer Logic Diagram (Sheet 1 of 2)




FO-18. Display Controller 8-Input Multiplexer Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - FIG	OUTPUTS	F/O - FIG	INPUTS	F/O - FIG	OUTPUTS	F/O - FIG
KADVCA	24-0	KMNTA	24-0	KMNTA	23-0	KCRQ1E	16-1
KADVCA	24-0	KMNTA	24-0	KMNTA	23-0	KCRQ1E	16-2
KALR111A	14-1	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-3
KALR112A	14-2	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-4
KALR113A	14-3	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-5
KALR114A	14-4	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-6
KALR115A	14-5	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-7
KALR116A	14-6	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-8
KALR117A	14-7	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-9
KALR118A	14-8	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-10
KALR119A	14-9	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-11
KALR120A	14-10	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-12
KALR121A	14-11	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-13
KALR122A	14-12	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-14
KALR123A	14-13	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-15
KALR124A	14-14	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-16
KALR125A	14-15	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-17
KALR126A	14-16	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-18
KALR127A	14-17	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-19
KALR128A	14-18	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-20
KALR129A	14-19	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-21
KALR130A	14-20	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-22
KALR131A	14-21	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-23
KALR132A	14-22	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-24
KALR133A	14-23	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-25
KALR134A	14-24	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-26
KALR135A	14-25	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-27
KALR136A	14-26	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-28
KALR137A	14-27	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-29
KALR138A	14-28	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-30
KALR139A	14-29	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-31
KALR140A	14-30	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-32
KALR141A	14-31	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-33
KALR142A	14-32	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-34
KALR143A	14-33	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-35
KALR144A	14-34	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-36
KALR145A	14-35	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-37
KALR146A	14-36	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-38
KALR147A	14-37	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-39
KALR148A	14-38	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-40
KALR149A	14-39	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-41
KALR150A	14-40	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-42
KALR151A	14-41	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-43
KALR152A	14-42	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-44
KALR153A	14-43	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-45
KALR154A	14-44	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-46
KALR155A	14-45	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-47
KALR156A	14-46	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-48
KALR157A	14-47	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-49
KALR158A	14-48	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-50
KALR159A	14-49	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-51
KALR160A	14-50	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-52
KALR161A	14-51	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-53
KALR162A	14-52	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-54
KALR163A	14-53	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-55
KALR164A	14-54	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-56
KALR165A	14-55	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-57
KALR166A	14-56	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-58
KALR167A	14-57	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-59
KALR168A	14-58	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-60
KALR169A	14-59	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-61
KALR170A	14-60	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-62
KALR171A	14-61	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-63
KALR172A	14-62	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-64
KALR173A	14-63	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-65
KALR174A	14-64	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-66
KALR175A	14-65	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-67
KALR176A	14-66	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-68
KALR177A	14-67	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-69
KALR178A	14-68	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-70
KALR179A	14-69	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-71
KALR180A	14-70	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-72
KALR181A	14-71	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-73
KALR182A	14-72	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-74
KALR183A	14-73	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-75
KALR184A	14-74	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-76
KALR185A	14-75	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-77
KALR186A	14-76	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-78
KALR187A	14-77	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-79
KALR188A	14-78	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-80
KALR189A	14-79	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-81
KALR190A	14-80	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-82
KALR191A	14-81	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-83
KALR192A	14-82	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-84
KALR193A	14-83	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-85
KALR194A	14-84	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-86
KALR195A	14-85	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-87
KALR196A	14-86	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-88
KALR197A	14-87	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-89
KALR198A	14-88	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-90
KALR199A	14-89	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-91
KALR200A	14-90	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-92
KALR201A	14-91	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-93
KALR202A	14-92	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-94
KALR203A	14-93	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-95
KALR204A	14-94	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-96
KALR205A	14-95	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-97
KALR206A	14-96	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-98
KALR207A	14-97	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-99
KALR208A	14-98	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-100
KALR209A	14-99	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-101
KALR210A	14-100	KMNTA	23-0	KMNTA	23-0	KCRQ1E	16-102



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-19. Display Controller Program Memory and Command Register Logic Diagram (Sheet 1 of 2)



FO-19. Display Controller Program Memory and Command Register Logic Diagram (Sheet 2 of 2)


- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

- ▲ INPUT FROM ANOTHER FIGURE
- △ INPUT FROM SAME FIGURE
- OUTPUT TO ANOTHER FIGURE
- OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPXXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


INPUTS	F/O - SH	INPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KALR111A	16-1	KALR131A	18-2	KALR131A	16-2	KALR431A	16-4
KALR112A	18-1	KALR134A	18-2	KALR132A	16-2	KALR432A	16-4
KALR113A	18-1	KALR111A	18-2	KALR133A	16-2	KALR433A	16-4
KALR114A	18-1	KALR112A	18-2	KALR134A	16-2	KALR434A	16-4
KALR211A	18-2	KALR113A	18-2	KALR231A	16-2	KH009D4	37-1
KALR212A	18-2	KALR114A	18-2	KALR232A	16-2	KALR232A	37-2
KALR213A	18-2	KHRLDA	28-2	KALR233A	16-2	KALR233A	37-3
KALR214A	18-2	KHVEQA	22-0	KALR234A	16-2	KALR234A	37-2
KALR311A	18-2	KSMZBAH	16-2	KALR331A	16-3	KALR331A	39-2
KALR312A	18-2			KALR332A	16-3	KALR332A	39-2
				KALR333A	16-3	KALR333A	39-2
				KALR334A	16-3	KALR334A	39-2

OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KH010D4	37-1	KH015D4	37-1	KH005D4	37-1	KH007D4	37-1
	37-2		39-2		37-2		37-2
	37-3		40-1		37-3		37-3
	38-2	KLSSFA	22-0		39-2		39-2
	38-2	KH000D4	37-1	KH006D4	37-1	KH008D4	37-1
KH011D4	37-1				37-2		37-2
	37-2				37-3		37-3
	37-3				39-2		39-2
	38-2	KH001D4	37-1		39-2		39-2
	39-2				37-1		37-1
	39-2				37-2		37-2
KH012D4	37-1				37-3		37-3
	37-2				39-2		39-2
	37-3	KH002D4	37-1		37-1		37-1
	38-2				37-2		37-2
	39-2				37-3		37-3
KH013D4	37-1				39-2		39-2
	37-2	KH003D4	37-1		37-1		37-1
	37-3				37-2		37-2
	38-3				37-3		37-3
	39-2				39-3		39-3
KH014D4	37-1	KH004D4	37-1		37-1		37-1
	37-2				37-2		37-2
	40-1				37-3		37-3
	39-2				39-2		39-2
	39-2				39-2		39-2



FO-20. Display Controller High Speed Output Buffer Logic Diagram.


INPUTS	F/O-SH	OUTPUTS	F/O-SH
KSMZE04	54-3	KSDP10E	18-1
		KSDP11E	18-2
		KSDP12E	18-2
		KSDP13E	18-2
		KSDP20E	18-2
		KSDP21E	18-2
		KSDP22E	18-2
		KSDP23E	18-2
		KSDP30E	18-2
		KSDP31E	18-2
		KSDP32E	18-2
		KSDP33E	18-2
		KSDP40E	18-1
		KSDP41E	18-2
		KSDP42E	18-2
		KSDP43E	18-2
		KSDP50E	18-2
		KSDP51E	18-2
		KSDP52E	18-2
		KSDP53E	18-2
		KSDP60E	18-2
		KSDP61E	18-2
		KSDP62E	18-2
		KSDP63E	18-2



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - ▴ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-21. Display Controller Serial to Parallel Buffer Logic Diagram.


INPUTS	F/O-SI	OUTPUTS	F/O-SI
KALR11A	18-1	KCSDFB	25-1
KALR11A	18-1	KHYVQA	10-0
KALR11A	18-1	KL001D	37-1
KALR11A	18-1	KL002D	37-1
KALR11A	18-1	KL003D	37-1
KALR11A	18-1	KL004D	37-1
KALR11A	18-1	KL005D	37-1
KALR11A	18-1	KL006D	37-1
KALR11A	18-1	KL007D	37-1
KALR11A	18-1	KL008D	37-1
KALR11A	18-1	KL009D	37-1
KALR11A	18-1	KL010D	37-1
KALR11A	18-1	KL011D	37-1
KALR11A	18-1	KL012D	37-1
KALR11A	18-1	KL013D	37-1
KALR11A	18-1	KL014D	37-1
KALR11A	18-1	KL015D	37-1
KALR11A	18-1	KL016D	37-1
KALR11A	18-1	KL017D	37-1
KALR11A	18-1	KL018D	37-1
KALR11A	18-1	KL019D	37-1
KALR11A	18-1	KL020D	37-1
KALR11A	18-1	KL021D	37-1
KALR11A	18-1	KL022D	37-1
KALR11A	18-1	KL023D	37-1
KALR11A	18-1	KL024D	37-1
KALR11A	18-1	KL025D	37-1
KALR11A	18-1	KL026D	37-1
KALR11A	18-1	KL027D	37-1
KALR11A	18-1	KL028D	37-1
KALR11A	18-1	KL029D	37-1
KALR11A	18-1	KL030D	37-1
KALR11A	18-1	KL031D	37-1
KALR11A	18-1	KL032D	37-1
KALR11A	18-1	KL033D	37-1
KALR11A	18-1	KL034D	37-1
KALR11A	18-1	KL035D	37-1
KALR11A	18-1	KL036D	37-1
KALR11A	18-1	KL037D	37-1
KALR11A	18-1	KL038D	37-1
KALR11A	18-1	KL039D	37-1
KALR11A	18-1	KL040D	37-1
KALR11A	18-1	KL041D	37-1
KALR11A	18-1	KL042D	37-1
KALR11A	18-1	KL043D	37-1
KALR11A	18-1	KL044D	37-1
KALR11A	18-1	KL045D	37-1
KALR11A	18-1	KL046D	37-1
KALR11A	18-1	KL047D	37-1
KALR11A	18-1	KL048D	37-1
KALR11A	18-1	KL049D	37-1
KALR11A	18-1	KL050D	37-1
KALR11A	18-1	KL051D	37-1
KALR11A	18-1	KL052D	37-1
KALR11A	18-1	KL053D	37-1
KALR11A	18-1	KL054D	37-1
KALR11A	18-1	KL055D	37-1
KALR11A	18-1	KL056D	37-1
KALR11A	18-1	KL057D	37-1
KALR11A	18-1	KL058D	37-1
KALR11A	18-1	KL059D	37-1
KALR11A	18-1	KL060D	37-1
KALR11A	18-1	KL061D	37-1
KALR11A	18-1	KL062D	37-1
KALR11A	18-1	KL063D	37-1
KALR11A	18-1	KL064D	37-1
KALR11A	18-1	KL065D	37-1
KALR11A	18-1	KL066D	37-1
KALR11A	18-1	KL067D	37-1
KALR11A	18-1	KL068D	37-1
KALR11A	18-1	KL069D	37-1
KALR11A	18-1	KL070D	37-1
KALR11A	18-1	KL071D	37-1
KALR11A	18-1	KL072D	37-1
KALR11A	18-1	KL073D	37-1
KALR11A	18-1	KL074D	37-1
KALR11A	18-1	KL075D	37-1
KALR11A	18-1	KL076D	37-1
KALR11A	18-1	KL077D	37-1
KALR11A	18-1	KL078D	37-1
KALR11A	18-1	KL079D	37-1
KALR11A	18-1	KL080D	37-1
KALR11A	18-1	KL081D	37-1
KALR11A	18-1	KL082D	37-1
KALR11A	18-1	KL083D	37-1
KALR11A	18-1	KL084D	37-1
KALR11A	18-1	KL085D	37-1
KALR11A	18-1	KL086D	37-1
KALR11A	18-1	KL087D	37-1
KALR11A	18-1	KL088D	37-1
KALR11A	18-1	KL089D	37-1
KALR11A	18-1	KL090D	37-1
KALR11A	18-1	KL091D	37-1
KALR11A	18-1	KL092D	37-1
KALR11A	18-1	KL093D	37-1
KALR11A	18-1	KL094D	37-1
KALR11A	18-1	KL095D	37-1
KALR11A	18-1	KL096D	37-1
KALR11A	18-1	KL097D	37-1
KALR11A	18-1	KL098D	37-1
KALR11A	18-1	KL099D	37-1
KALR11A	18-1	KL100D	37-1



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-22. Display Controller Low Speed Output Buffer Logic Diagram


INPUTS	F/O-SH	OUTPUTS	F/O-SH
KADVC0	24-0	KCCBEA	27-0
KCIM3TA	19-2	KCC10JQ	26-1
KCIM3TB	19-2	KCC11JQ	26-1
KCIM4TB	19-2	KCR100V	18-2
KCIM4TC	19-2	KCR110V	18-2
KCIM4TD	19-2	KCR120	19-2
KCRQ33E	19-2	KXBSTA	17-1
KCR09A	19-2		27-0
KCR13A	19-2		26-1
KCR14A	19-2	KXBST0V	26-1
K5MZD0	54-3	KXCBA0	16-1
		KXTLSA	17-1
			20-0
			22-0
		KX1B10	17-1
			26-2



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-23. Display Controller Timing and Control Command Copy Register Logic Diagram

INPUTS	F/O-SH	OUTPUTS	F/O-SH
KAF71A	26-2	KADVCA	19-1
KCR00AV	19-2	KADVCO	19-2
KCR01AV	19-2		23-0
KCR02AV	19-2	KT1FFJ	26-1
KCR03AV	19-2	KTINBOV	26-2
KMRSTB4	23-0		27-0
KNORMOV	26-2	KT2FFJ	26-2
KTIVB0	26-2		26-4
KXSHFOV	26-1		26-2
KXTJ1A	26-2	T2NB0V	26-1
KXNCO	26-2	KT2XBA	27-0
K12130	16-4	KT2XBOV	26-1
K5M2B04	34-3		



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

MS200142


FO-24. Display Controller Timing and Control Command Timing Logic Diagram

- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED , ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

- ▲ INPUT FROM ANOTHER FIGURE
- △ INPUT FROM SAME FIGURE
- OUTPUT TO ANOTHER FIGURE
- ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- OUTPUT TO SAME FIGURE


- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

INPUTS	F/O-FIC	OUTPUTS	F/O-FIC
CDFLAA	40-2	KCSDFB	22-0
CLLNAA	37-3	KSLSTB4	36-1
CLSACA	37-1	(KSLSTB4)	
CTACTA	37-2	KSTFL0	26-1
KCR00AV	19-2	KSWAC0V	34-2
KCR01AV	19-2		36-2
KCR02AV	19-2		36-3
KCR03AV	19-2	KSW06D4	08-1
KCR04AV	19-2	KSW07D4	08-1
KCR05AV	19-2	KSW08D4	08-2
KCR06AV	19-2	KSW07D4	36-1
KCR07A	19-2	KXS030	26-2
KCR08A	19-2		
KCR09A	19-2		
KCR12A	19-2		
KDBRFJ	28-0		
KDBRR0V	26-1		
KDB043E	30-2		
KGRSWA	26-1		
KGSWA	26-1		
KCTXSA	26-1		
K6MZBAH	54-3		
K6MZE04	54-3		
LDCRS0V	53-0		
VRRDY0	36-2		
VRSMP04	32-0		




MS200143

FO-25. Display Controller Timing and Control Sense Switch Logic Diagram (Sheet 1 of 2)




FO-25. Display Controller Timing and Control Sense Switch Logic Diagram (Sheet 2 of 2)

INPUTS	F/O-SH	INPUTS	F/O-SH	OUTPUTS	F/O-SH	OUTPUTS	F/O-SH
KAC1A7	16-2	KT2B8V	24-0	KAC1E0	18-2	KD8D6	27-6
KAL1A	16-4	KT2B8V	24-0	KAF1A	24-2	KD8E9	27-2
KAP3C	16-4	KX2B7V	23-0	KCH0T	27-3	KD8FA	28-2
KCC1A7	23-9	KX2B7V	23-0	KCH1L	27-9	KH1DA	29-0
KCC1A7	23-9	KX1B6	23-0	KCH1T	27-9	KIC20	17-1
KCC1A7	16-1	KX2B7V	23-0	KCH2T	27-0	KIC1A	17-1
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH0T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH1T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH2T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH3T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH4T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH5T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH6T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH7T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH8T	16-1	KIC20	24-6
KCC1A7	16-1	KX2B7V	23-0	KCH9T	16-1	KIC20	24-6



- NOTES: UNLESS OTHERWISE SPECIFIED:
1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATIONS. PREFIX WITH APPLICABLE UNIT NUMBER AND ANGLE OF DESIGNATION.
 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON FIGHT PANEL CARD ONE ONLY. (SOME MULTIPLE DISPLAY CONSOLES ARE USED; UNDESIGNED DESIGNATIONS ARE SHOWN).
 3. DEFINITION FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - ◻ INPUT FROM SAME FIGURE
 - ◻ INPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 4. REFER TO TABLE 3-4 THRU 3-5 FOR CIRCUIT CARDS THAT ARE MOBILE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 5. REFER TO TABLE 5-4 THRU 5-8 FOR COMPLETE SIGNAL, LOAD UP AND CIRCUIT CARD TEST POINTS.
 6. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 7. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS.
 8. SQUARE INDICATES 45V AREA UP THROUGH RESISTOR CARDS; REFER TO TABLE 3-4 THRU 3-8 FOR COMMON LISTINGS.


FO-26. Display Controller timing and Control Instruction decode logic diagram (Sheet 1 of 2)



MS200145

FO-26. Display Controller Timing and Control Instruction Decode Logic Diagram (Sheet 2 of 2)


INPUTS	F/O-SH	OUTPUTS	F/O-SH
KCCBEA	23-0	KBSMXTB	18-1
KCD8D0T	26-1		92-3
KCD811T	26-1	KBSMXTC	18-1
KCD812T	26-1		92-3
KCD813T	26-1	KBSMXTD	18-1
KCD851T	26-1		92-3
KCR07A	19-2		
KCR08A	19-2		
KCR09A	19-2		
KCR12A	19-2		
KCR13A	19-2		
KDND10V	26-1		
KDND20V	26-1		
KDND30V	26-1		
KTIN80V	24-0		
KY2XBA	24-0		
KXBSTA	23-0		



- NOTES: UNLESS OTHERWISE SPECIFIED
1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATIONS. PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON RIGHT HAND CARD CAGE A3A2. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 3. DEFINITION FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE NOGGLE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 6. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 7. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS.
 8. SPXXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-4 THRU 5-8 FOR COMMON LISTINGS.

FO-27. Display Controller Timing and Control Data Bus Select Logic Diagram


INPUTS	F/O - 88	OUTPUTS	F/O - 88
ANRSDA	29-0	KOBACAY	25-2
ASQZT	54-3	KDBAKA	10-0
KDBABV	26-1	KDBAKJ	29-0
KMBSDH	63-0	KDBAKQ	29-0
KMBSDH	54-1	KDBAPZ	25-2
KMBSDH	54-3	KDBAPK	26-2
KMBSDH	54-3	KDBRND	26-2
KMBSDH	54-3	KDBRPA	26-2
LJVLPAV	49-0	KDBWAV	29-0
		KDBWPA	20-2



- NOTES: UNLESS OTHERWISE SPECIFIED ARE SHOWN FOR COMPLETE DESTINATIONS, REFER TO APPROPRIATE UNIT NUMBER AND ASSEMBLY IDENTIFICATION.
- ALL CIRCLES SHOWN ON THIS FIGURE ARE CONTAINED ON RIGHT HAND CARD CASE AREA. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, UNABANDLED DESIGNATIONS ARE SHOWN).
 - DEFINITION FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - ◻ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 2-3 FROM 2-1 FOR CIRCUIT CARD TEST AND WHEELS TEST SET TABLE AND CIRCUIT CARD LOCATION.
 - REFER TO TABLE 2-6 FROM 2-6 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE PANEL IDENTIFICATION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS. SYMBOLS INDICATE "+N" FULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 2-6 FROM 2-6 FOR COMMON LISTINGS.

FO-28. Display Buffer Control Logic Diagram

INPUTS	F/O - SH	OUTPUTS	F/O - SH
KDBAKJ	28-0	KDBMATA	30-2
KDBRAJQ	28-0	KDBMATB	30-2
KDBSWAY	28-0	KDBMATC	30-2
KMRSTBA	53-0	KDBMATD	30-2
KSMZBAH	54-3	KDBMBTA	30-2
KSMZCAH	54-3	KDBMBTC	30-2
		KDBMBTD	30-2
		KDBMCTA	30-2
		KDBMCTB	30-2




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON RIGHT HAND CARD CAGE AS22. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITION FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ OUTPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◻ OFFICE TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODEL TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR CONNH LISTINGS.

FO-29. Display Buffer Read/Write Address Counter Logic Diagram

INPUTS	F/O - SH	INPUTS	F/O - SH	INPUTS	F/O - SH
AALR131A	10-0	KDBMBTC	29-0	LTSEG0E	48-1
AALR132A	10-0	KDBMBTD	29-0	LTSEG1E	48-1
AALR133A	10-0	KDBMCTA	29-0	LTSEG2E	48-1
AALR134A	10-0	KDBMCTB	29-0	LTSEG3E	48-1
AALR231A	10-0	KDBSFA	28-0		
AALR232A	10-0	KDBWPA	28-0		
AALR233A	10-0	K5MZCAH	54-3		
AALR234A	10-0	LAD0B0E	48-1		
AALR331A	10-0	LAD0B1E	48-1		
AALR332A	10-0	LAD0B2E	48-1		
AALR333A	10-0	LAD0B3E	48-1		
AALR334A	10-0	LBD0B0E	48-1		
AALR432A	10-0	LBD0B1E	48-1		
AALR433A	10-0	LBD0B2E	48-1		
AALR434A	10-0	LBD0B3E	48-1		
AH0150V	10-0	LDBISA	49-0		
KDBMATA	29-0	LTSEG0E	48-1		
KDBMATB	29-0	LTSEG1E	48-1		
KDBMATC	29-0	LTSEG2E	48-1		
KDBMATD	29-0	LTSEG3E	48-1		
KDBMBTA	29-0				
KDBMBTB	29-0				


OUTPUTS	F/O - SH	OUTPUTS	F/O - SH
KDB010E	18-1	KDB031E	18-2
	52-2		52-2
KDB011E	18-1	KDB032E	18-2
	52-2		52-2
KDB012E	18-1	KDB033E	18-2
	52-2		52-2
KDB013E	18-1	KDB040E	18-2
	52-2		52-2
KDB020E	18-2	KDB041E	18-2
	52-2		52-2
KDB021E	18-2	KDB042E	18-2
	52-2		52-2
KDB022E	18-2	KDB043E	25-2
	52-2		52-2
KDB023E	18-2		
	52-2		
KDB030E	18-2		
	52-2		



- NOTES: UNLESS OTHERWISE SPECIFIED, THE DESIGNATIONS ARE COMMON NAME PARTIAL REFERENCES ARE COMMON NAME FOR COMPLETE DESIGNATIONS FOR THE UNIT NUMBER AND ASSEMBLY UNIT NUMBER.
- ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON THE LEFT HAND CARD CASE (THE CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON THE RIGHT HAND CARD CASE). (SINCE MULTIPLE DESIGNATIONS ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 6-6 FOR COMPLETE SIGNAL UP AND CIRCUIT CARD TEST POINTS FOR DC POWER AND REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND POINTS LOCATION.
 - CIRCUIT SYMBOLS INCLUDE CARD PIN NUMBERS AND CIRCUIT CARD PIN NUMBERS.
 - RESISTOR CARDS REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTINGS.
 - RESISTOR INDICATES +5V PULL UP THROUGH RESISTOR.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR.

FO-30. Display Buffer Read/Write Memory and Output Register Logic Diagram (Sheet 1 of 2)


INPUTS	F/O - SH	OUTPUTS	F/O - SH
VAIENOV	36-2	VAD01A	33-1
VAM31A	33-2	VAD02A	33-1
VAM32A	33-2	VAD03A	33-1
VAM33A	33-2	VBD01A	33-2
VASMPA	36-3	VBD02A	33-2
VBIENOV	36-3	VBD03A	33-2
VBM31A	33-3	VOD21D4	33-2
VBM32A	33-3	(VOD210L)	33-2
VBM33A	33-3	VOD22D4	33-2
VBSMPA	36-3	(VOD220L)	33-2
VCLR504	54-3	VOD23D4	33-2
VGRSTS	36-1	(VOD230L)	33-2
VRVM1A	31-0	VRSMP04	25-2
VRVM2A	31-0		
VRVM3A	31-0		
VRVM4A	31-0		
VRVM5A	31-0		
VRVM6A	31-0		
VRVM7A	31-0		
VRWVDO	34-1		
VTESEO	35-0		





- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ ANOTHER FIGURE OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING

FO-32. Video Compressor Input/Output Logic Diagram


INPUTS	F/O - SH	OUTPUTS	F/O - SH
RRTS21E	36-1	VAM11A	35-0
RRTS22E	36-1	VAM12A	35-0
RRTS23E	36-1	VAM13A	35-0
VAD01A	32-0	VAM14A	35-0
VAD02A	32-0	VAM21A	35-0
VAD03A	32-0	VAM22A	35-0
VAD04A	32-0	VAM23A	35-0
VAD05A	32-0	VAM24A	35-0
VAD06A	32-0	VAM31A	32-0
VAD07A	32-0	VAM32A	32-0
VAD08A	32-0	VAM33A	32-0
VAD09A	32-0	VAM34A	32-0
VAD10A	32-0	VBM11A	35-0
VAD11A	32-0	VBM12A	35-0
VAD12A	32-0	VBM13A	35-0
VAD13A	32-0	VBM14A	35-0
VAD14A	32-0	VBM21A	35-0
VAD15A	32-0	VBM22A	35-0
VAD16A	32-0	VBM23A	35-0
VAD17A	32-0	VBM24A	35-0
VAD18A	32-0	VBM31A	32-0
VAD19A	32-0	VBM32A	32-0
VAD20A	32-0	VBM33A	32-0
VAD21A	32-0	VBM34A	32-0
VAD22A	32-0		
VAD23A	32-0		
VAD24A	32-0		
VAD25A	32-0		
VAD26A	32-0		
VAD27A	32-0		
VAD28A	32-0		
VAD29A	32-0		
VAD30A	32-0		
VAD31A	32-0		
VAD32A	32-0		
VAD33A	32-0		
VAD34A	32-0		
VAD35A	32-0		
VAD36A	32-0		
VAD37A	32-0		
VAD38A	32-0		
VAD39A	32-0		
VAD40A	32-0		
VAD41A	32-0		
VAD42A	32-0		
VAD43A	32-0		
VAD44A	32-0		
VAD45A	32-0		
VAD46A	32-0		
VAD47A	32-0		
VAD48A	32-0		
VAD49A	32-0		
VAD50A	32-0		




FO-33. Video Compressor Memory Logic Diagram (Sheet 1 of 3)



FO-33. Video Compressor Memory Logic Diagram (Sheet 2 of 3)




FO-33. Video Compressor Memory Logic Diagram (Sheet 3 of 3)



INPUTS	F/O - SH	OUTPUTS	F/O - SH
KSWAC0V	25-1	VRENDHB1	36-2
LVCTGD4	49-0		
RRWVDOV (VRWVDO)	41-4	VRENDHN4	36-2
RVCSR2U (VRAZHE)	41-4	VRLDEA	36-3
RVCSR3U (VMILEO)	41-4	VRLVT0	37-1
RVCSR4U (VKILMO)	41-4	VRMCA2U	35-0
VACLTA	36-2	VRMCA5U	35-0
VARMCA	36-3	VRMCB1U	35-0
VARMSA	36-3	VRVCB2U	35-0
VATENAV	35-0	VRMCB5U	35-0
VBCLTA	36-3	VRMC00	35-0
VBRMCA	36-3	VRMR2AV	35-0
VBRMSA	36-3	VRVMRA	31-0
VBTENAV	35-0	VRWVDO	22-0
VMRSBAV	36-1		32-0
			36-1

- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-34. Video Compressor Range Mark and Azimuth Generator Logic Diagram (Sheet 1 of 2)




MS200220

FO-34. Video Compressor Range Mark and Azimuth Generator Logic Diagram (Sheet 2 of 2)

INPUTS	F/O-SH	INPUTS	F/O-SH
KHC1C0	52-2	VBM13A	33-2
KHC2C0	52-2	VBM14A	33-2
KHC3C0	52-2	VBM21A	33-3
KMRSTB4	53-0	VBM22A	33-3
KSLSTB4	49-0	VBM23A	33-3
LCVTGD4	49-0	VBM24A	33-3
LRAVM1U	49-0	VBM31A	33-3
LRAVM2U	49-0	VBM32A	33-3
LRAVM3U	49-0	VBM33A	33-3
LRAVM4U	49-0	VBM34A	33-3
VACP1K	36-2	VCLK504	54-3
VAC50004	54-3	VRMCA1U	34-2
VAM11A	33-1	VRMCA2U	34-2
VAM12A	33-1	VRMCA5U	34-2
VAM13A	33-1	VRMCB1U	34-2
VAM 14A	33-1	VRMCB2U	34-2
VAM21A	33-1	VRMCB5U	34-2
VAM22A	33-2	VRMC00	34-2
VAM23A	33-2	VRMR2AV	34-2
VAM24A	33-2	VRVM1A	31-0
VAM31A	33-2	VRVM2A	31-0
VAM32A	33-2	VRVM3A	31-0
VAM33A	33-2	VRVM4A	31-0
VAM34A	33-2	VRVM5A	31-0
VBM11A	33-2	VRVM6A	31-0
VBM12A	33-2	VRVM7A	31-0

OUTPUTS	F/O-SH	OUTPUTS	F/O-SH
VAINHA	33-1	VTIBTA	33-1
VATENAV	33-1		33-2
	36-2	VTRAD0T	31-0
VB1NHA	33-2	VTRAD1T	31-0
VBTENAV	33-2	VTRAD2T	31-0
	34-2	VTRAD3T	31-0
	36-3	VTRAD4T	31-0
		VTRAD5T	31-0
VTSE0	32-0	VTRAD6T	31-0
VTSTR	26-2	VTRAD7T	31-0
	36-2	VTRAD8T	31-0
	36-3	VTRAD9T	31-0
VTEST1X	52-3		




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:

- ▲ INPUT FROM ANOTHER FIGURE
- △ INPUT FROM SAME FIGURE
- ◻ OUTPUT TO ANOTHER FIGURE
- ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
- ◻ OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-35. Video Compressor Test Logic Diagram

M200116




FO-36. Video Compressor Timing and Control Logic Diagram (Sheet 2 of 3)

INPUTS	F/O-SH	OUTPUTS	F/O-SH	OUTPUTS	F/O-SH
CCCHEA	38-2	CLDAXE	40-2	A1114(N)	52-8
CCRMCA	38-3	CLDAXW	40-2	A1114(P)	52-3
CLCVCO	54-1	CLDAYN	40-2	A1114(R)	52-4
CLDDCAS	54-1	CLDAYS	40-2	A1115(A)	52-4
KH000D4	20-0	CLLE4A	39-1	A1115(B)	52-4
KH001D4	20-0	CLLNAA	25-1	A1115(C)	52-4
KH002D4	20-0	CLPEYA	40-1	A1115(D)	52-4
KH003D4	20-0	CLOACA	25-1	A1115(E)	52-4
KH004D4	20-0	CLSVEA	39-2	A1115(F)	52-4
KH005D4	20-0	CLVDCO	39-2	A1115(G)	52-4
KH006D4	20-0	CLXDAT	52-4	A1115(H)	52-4
KH007D4	20-0	CLYDAT	52-4	A1115(I)	52-4
KH008D4	20-0	CSWLNA	54-1	A1115(J)	52-4
KH009D4	20-0	CTACTA	25-1	A1115(K)	52-4
KH010D4	20-0	SWPCOMP	39-2	A1115(L)	52-4
KH011D4	20-0	A1112(F)	54-1	A1115(M)	52-4
KH012D4	20-0	A1112(H)	54-1	A1115(N)	52-4
KH013D4	20-0	A1114(A)	52-4	A1115(P)	52-4
KH014D4	20-0	A1114(B)	52-4	A1115(R)	52-4
KH015D4	20-0	A1114(C)	52-4		
KI000D4	22-0	A1114(D)	52-4		
KLO0ID4	21-0	A1114(E)	52-4		
KL002D4	22-0	A1114(F)	52-4		
KL004D4	22-0	A1114(G)	52-4		
KL009D4	22-0	A1114(H)	52-3		
VR1VT0	34-2	A1114(I)	52-3		
A1112(A)	64-1	A1114(J)	52-3		
A1112(C)	54-1	A1114(K)	52-3		
A1112(D)	54-1	A1114(L)	52-3		
A1112(E)	54-1	A1114(M)	52-3		




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE USED, DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.


FO-37. Display Generator Line Generator Logic Diagram (Sheet 1 of 4)



FO-37. Display Generator Line Generator Logic Diagram (Sheet 2 of 4)



FO-37. Display Generator Line Logic Diagram (Sheet 3 of 4)




FO-37. Display Generator Line Logic Diagram (Sheet 4 of 4)


<u>INPUTS</u>	<u>F/O - SH</u>	<u>OUTPUTS</u>	<u>F/O - SH</u>
CLCVC0	54-1	CCCHEA	37-2
KH008D4	20-0	CCCVEA	39-2
KH009D4	20-0	CCDAXE	40-2
KH010D4	20-0	CCDAXW	40-2
KH011D4	20-0	CCDAYN	40-2
KH012D4	20-0	CCDAYS	40-2
KH013D4	20-0	CCRMCA	37-2
KH014D4	20-0	CCSTOA	52-3
KL007D4	22-0	CCXSN0	52-3
KL008D4	22-0	CCYSN0	52-3
		A1126(A)	52-3
		A1126(B)	52-4
		A1126(C)	52-4
		A1126(D)	52-4
		A1126(E)	52-4
		A1126(F)	52-4
		A1126(G)	52-4
		A1126(H)	52-4
		A1126(I)	52-4
		A1126(J)	52-4
		A1126(K)	52-3
		A1126(L)	52-3
		A1126(M)	52-3

NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN)
3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ANOTHER FIGURE OUTPUT TO SAME FIGURE
4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
5. REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.



FO-38. Display Generator Character Generator Logic Diagram (Sheet 2 of 3)



FO-38. Display Generator Character Generator Logic Diagram (Sheet 3 of 3)


MS20022

<u>INPUTS</u>	<u>F/O - SH</u>	<u>OUTPUTS</u>	<u>F/O - SH</u>
CCCVEA	38-3	CVATBP	52-4
CLCVD0	54-1		
CLEEA	37-3		
CLSVEA	37-3		
CLVDC0	37-3		
KH00D4	20-0		
KH001D4	20-0		
KH002D4	20-0		
KH003D4	20-0		
KH004D4	20-0		
KH005D4	20-0		
KH006D4	20-0		
KH007D4	20-0		
KH008D4	20-0		
KH009D4	20-0		
KH010D4	20-0		
KH011D4	20-0		
KH012D4	20-0		
KH013D4	20-0		
KH014D4	20-0		
KH015D4	20-0		
KLVD0	22-0		
SWPCOMP	37-1		
V0D21 D4	32-0		
V0D22 D4	32-0		
V0D23 D4	32-0		


NOTES: UNLESS OTHERWISE SPECIFIED

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
2. ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
3. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
4. REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
5. REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
6. □ INDICATES FRONT PANEL MARKINGS.

MS200163




FO-39. Display Generator Video Subsystem Logic Diagram (Sheet 2 of 2)



INPUTS	F/O - SH	OUTPUTS	F/O - SH
CCDAXE	38-3	CDFLLA	25-1
CCDAXW	38-3	CDXTST	52-4
CCDAYN	38-3	CDYTST	52-4
CCDAYS	38-3	CSTBX0	52-4
CLCVC0	54-1	CSTBY0	52-4
CLDAXE	37-4		
CLDAXW	37-4		
CLDAYN	37-4		
CLDAYS	37-4		
CLPEYA	37-1		
KH015D4	20-0		
KH014D4	20-0		
KL003D4	22-0		

- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-40. Display Generator Deflection Subsystem
Logic Diagram (Sheet 1 of 2)



Change 1 FO-40. Display Generator Deflection Subsystem
Logic Diagram (Sheet 2 of 2)


MS200224A

INPUTS	F/O - SH	OUTPUTS	F/O - SH
ALI11B	5-0	RNORME	31-0
ALI12B	5-0	ROACH0	43-0
ALI13B	5-0	RPROCE	31-0
K5MZA04	54-3	RSECAE	31-0
K5MZC04	54-3	RSECBA	31-0
K5MZE04	54-3	RSPCLE	31-0
LCTRKA	54-2	RTA190V	36-1
RAS330V	46-0	RTESTE	31-0
RCUETA	45-2	VKILM0	34-1
REPLA0V	42-0	VMILE0	34-1
RLADP0V	42-0	VRAZHE	34-1
RMRSTD4	53-0		
R0S030V	46-0		
R0S060V	46-0		
R0S070V	46-0		
ROUTS0V	45-2		
RWHIP0V	42-0		
R5MZBA	54-3		




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SP1XXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 - INDICATES EQUIPMENT MARKINGS.
 - SWITCH A09 SEGMENTS A THRU M TERMINALS 1, 2, 3 AND 5 THRU 12 ARE CONNECTED TO RESPECTIVE TERMINALS OF SEGMENT A.


FO-41. Front Panel Lamp Control Logic Diagram (Sheet 1 of 4)



FO-41. Front Panel Lamp Control Logic Diagram (Sheet 2 of 4)




Change 1 FO-41. Front Panel Lamp Control Logic Diagram (Sheet 4 of 4)




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.

FO-42. Front Panel Input/ Output Control Logic Diagram



- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - ▲ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-43. Front Panel AP Data Select Logic Diagram



FO-44. Front Panel Switch Coding Logic Diagram (sheet 2 of 2)


MS 200172A

INPUTS	F/O - SR	OUTPUTS	F/O - SR
KMZAN	54-3	RBBDEK	44-2
KMZEM	54-3	RCUETA	41-1
LFSTVS	43-0	RMABLU	48-0
NCMDLA	42-0	RMABLK	42-0
REGHDE	43-0	RMCKLX	43-0
REGHKE	43-0	RMCKLX	43-0
REGHSE	43-0	RMUTSV	41-2
REHADV	42-0	RUMSD4	43-0
RLADPV	42-0	RUMLV	44-2
RMSTDA	52-0	RUMLV	44-2
RSENAQ	44-2	RUMLV	44-2
RINVOV	43-0	RKYDA0	43-0




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◼ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 - ◻ INDICATES EQUIPMENT MARKING

FO-45. Front Panel Data Multiplexing Logic Diagram (sheet 1 of 2)




FO-45. Front Panel Data Multiplexing Logic Diagram (Sheet 2 of 2)

INPUTS	F/O - SH	OUTPUTS	F/O - SH
AL100B	5-0	AL100B	5-0
AL101B	5-0	AL101B	5-0
AL102B	5-0	AL102B	5-0
AL103B	5-0	AL103B	5-0
AL104B	5-0	AL104B	5-0
AL105B	5-0	AL105B	5-0
AL106B	5-0	AL106B	5-0
AL107B	5-0	AL107B	5-0
AL108B	5-0	AL108B	5-0
AL109B	5-0	AL109B	5-0
AL110B	5-0	AL110B	5-0
AL111B	5-0	AL111B	5-0
AL112B	5-0	(RAS11D4)	5-0
AL113B	5-0	AL112B	5-0
AL114B	5-0	(RAS12D4)	5-0
AL115B	5-0	AL113B	5-0
KSMZA04	54-3	(RAS13D4)	5-0
KSMZB04	54-3	AL114B	5-0
RLADPOV	42-0	AL115B	5-0
RMARLJ	45-2	RASB30V	41-1
RMUX61X	43-0	RASB33E	36-1
RPATRA	42-0	RMSB60V	42-0
		ROS020V	42-0
		ROS030V	41-2
		ROS050V	43-0
		ROS060V	41-2
		ROS070V	41-2
		ROS080V	42-0
		ROS150V	42-0




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS. CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.

FO-46. Front Panel Input/Output Data Buffer Register Logic Diagram



Change 1 FO-48. Computer Buffer/C-BIT Input/Output Register Logic Diagram (Sheet 2 of 2)

INPUT	F/O - BR	OUTPUT	F/O - BR	INPUT	F/O - BR
ALBCKA	4-1	LADDBIE	44-1	LAPKISU	51-0
ALCMD0	5-0	LADDBIE	44-1	LAPKJ	51-0
ALCNFF	5-0	LADDBIE	44-1	LADKEX	53-0
ALD00	5-0	LAFACAV	5-0	LADYDI	53-0
ALD01	5-0	LAFUJA	5-0	LADYDI	53-0
ALD02	5-0	LADDBIE	44-1	LADYDI	53-0
ALD03	5-0	LADDBIE	44-1	LADYDI	53-0
ALD04	5-0	LADDBIE	44-1	LADYDI	53-0
ALD05	5-0	LADDBIE	44-1	LADYDI	53-0
ALD06	5-0	LADDBIE	44-1	LADYDI	53-0
ALD07	5-0	LADDBIE	44-1	LADYDI	53-0
ALD08	5-0	LADDBIE	44-1	LADYDI	53-0
ALD09	5-0	LADDBIE	44-1	LADYDI	53-0
ALD10	5-0	LADDBIE	44-1	LADYDI	53-0
ALD11	5-0	LADDBIE	44-1	LADYDI	53-0
ALD12	5-0	LADDBIE	44-1	LADYDI	53-0
ALD13	5-0	LADDBIE	44-1	LADYDI	53-0
ALD14	5-0	LADDBIE	44-1	LADYDI	53-0
ALD15	5-0	LADDBIE	44-1	LADYDI	53-0
ASW07	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW08	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW09	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW10	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW11	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW12	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW13	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW14	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW15	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW16	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW17	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW18	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW19	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW20	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW21	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW22	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW23	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW24	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW25	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW26	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW27	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW28	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW29	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW30	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW31	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW32	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW33	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW34	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW35	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW36	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW37	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW38	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW39	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW40	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW41	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW42	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW43	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW44	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW45	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW46	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW47	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW48	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW49	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW50	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW51	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW52	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW53	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW54	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW55	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW56	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW57	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW58	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW59	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW60	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW61	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW62	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW63	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW64	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW65	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW66	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW67	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW68	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW69	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW70	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW71	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW72	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW73	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW74	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW75	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW76	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW77	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW78	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW79	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW80	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW81	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW82	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW83	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW84	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW85	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW86	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW87	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW88	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW89	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW90	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW91	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW92	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW93	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW94	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW95	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW96	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW97	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW98	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW99	13-0	LITNLOV	44-1	LITNLOV	44-1
ASW00	13-0	LITNLOV	44-1	LITNLOV	44-1




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN ; FOR COMPLETE DESIGNATIONS , PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - ◻ OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - ◻ OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 - ◻ INDICATES FRONT PANE; MARKING

FO-50. Computer Buffer/C-BIT Alterable Processor and Display Output Unit Interface Logic Diagram (Sheet 1 of 2)

INPUT	F/O - SH	MODULE	F/O - SH
A1000	50-4	L1000	50-4
A1001	50-4	L1001	50-4
A1002	50-4	L1002	50-4
A1003	50-4	L1003	50-4
A1004	50-4	L1004	50-4
A1005	50-4	L1005	50-4
A1006	50-4	L1006	50-4
A1007	50-4	L1007	50-4
A1008	50-4	L1008	50-4
A1009	50-4	L1009	50-4
A1010	50-4	L1010	50-4
A1011	50-4	L1011	50-4
A1012	50-4	L1012	50-4
A1013	50-4	L1013	50-4
A1014	50-4	L1014	50-4
A1015	50-4	L1015	50-4
A1016	50-4	L1016	50-4
A1017	50-4	L1017	50-4
A1018	50-4	L1018	50-4
A1019	50-4	L1019	50-4
A1020	50-4	L1020	50-4
A1021	50-4	L1021	50-4
A1022	50-4	L1022	50-4
A1023	50-4	L1023	50-4
A1024	50-4	L1024	50-4
A1025	50-4	L1025	50-4
A1026	50-4	L1026	50-4
A1027	50-4	L1027	50-4
A1028	50-4	L1028	50-4
A1029	50-4	L1029	50-4
A1030	50-4	L1030	50-4
A1031	50-4	L1031	50-4
A1032	50-4	L1032	50-4
A1033	50-4	L1033	50-4
A1034	50-4	L1034	50-4
A1035	50-4	L1035	50-4
A1036	50-4	L1036	50-4
A1037	50-4	L1037	50-4
A1038	50-4	L1038	50-4
A1039	50-4	L1039	50-4
A1040	50-4	L1040	50-4
A1041	50-4	L1041	50-4
A1042	50-4	L1042	50-4
A1043	50-4	L1043	50-4
A1044	50-4	L1044	50-4
A1045	50-4	L1045	50-4
A1046	50-4	L1046	50-4
A1047	50-4	L1047	50-4
A1048	50-4	L1048	50-4
A1049	50-4	L1049	50-4
A1050	50-4	L1050	50-4
A1051	50-4	L1051	50-4
A1052	50-4	L1052	50-4
A1053	50-4	L1053	50-4
A1054	50-4	L1054	50-4
A1055	50-4	L1055	50-4
A1056	50-4	L1056	50-4
A1057	50-4	L1057	50-4
A1058	50-4	L1058	50-4
A1059	50-4	L1059	50-4
A1060	50-4	L1060	50-4
A1061	50-4	L1061	50-4
A1062	50-4	L1062	50-4
A1063	50-4	L1063	50-4
A1064	50-4	L1064	50-4
A1065	50-4	L1065	50-4
A1066	50-4	L1066	50-4
A1067	50-4	L1067	50-4
A1068	50-4	L1068	50-4
A1069	50-4	L1069	50-4
A1070	50-4	L1070	50-4
A1071	50-4	L1071	50-4
A1072	50-4	L1072	50-4
A1073	50-4	L1073	50-4
A1074	50-4	L1074	50-4
A1075	50-4	L1075	50-4
A1076	50-4	L1076	50-4
A1077	50-4	L1077	50-4
A1078	50-4	L1078	50-4
A1079	50-4	L1079	50-4
A1080	50-4	L1080	50-4
A1081	50-4	L1081	50-4
A1082	50-4	L1082	50-4
A1083	50-4	L1083	50-4
A1084	50-4	L1084	50-4
A1085	50-4	L1085	50-4
A1086	50-4	L1086	50-4
A1087	50-4	L1087	50-4
A1088	50-4	L1088	50-4
A1089	50-4	L1089	50-4
A1090	50-4	L1090	50-4
A1091	50-4	L1091	50-4
A1092	50-4	L1092	50-4
A1093	50-4	L1093	50-4
A1094	50-4	L1094	50-4
A1095	50-4	L1095	50-4
A1096	50-4	L1096	50-4
A1097	50-4	L1097	50-4
A1098	50-4	L1098	50-4
A1099	50-4	L1099	50-4
A1100	50-4	L1100	50-4


OUTPUT	F/O - SH	MODULE	F/O - SH
L1000	50-4	L1000	50-4
L1001	50-4	L1001	50-4
L1002	50-4	L1002	50-4
L1003	50-4	L1003	50-4
L1004	50-4	L1004	50-4
L1005	50-4	L1005	50-4
L1006	50-4	L1006	50-4
L1007	50-4	L1007	50-4
L1008	50-4	L1008	50-4
L1009	50-4	L1009	50-4
L1010	50-4	L1010	50-4
L1011	50-4	L1011	50-4
L1012	50-4	L1012	50-4
L1013	50-4	L1013	50-4
L1014	50-4	L1014	50-4
L1015	50-4	L1015	50-4
L1016	50-4	L1016	50-4
L1017	50-4	L1017	50-4
L1018	50-4	L1018	50-4
L1019	50-4	L1019	50-4
L1020	50-4	L1020	50-4
L1021	50-4	L1021	50-4
L1022	50-4	L1022	50-4
L1023	50-4	L1023	50-4
L1024	50-4	L1024	50-4
L1025	50-4	L1025	50-4
L1026	50-4	L1026	50-4
L1027	50-4	L1027	50-4
L1028	50-4	L1028	50-4
L1029	50-4	L1029	50-4
L1030	50-4	L1030	50-4
L1031	50-4	L1031	50-4
L1032	50-4	L1032	50-4
L1033	50-4	L1033	50-4
L1034	50-4	L1034	50-4
L1035	50-4	L1035	50-4
L1036	50-4	L1036	50-4
L1037	50-4	L1037	50-4
L1038	50-4	L1038	50-4
L1039	50-4	L1039	50-4
L1040	50-4	L1040	50-4
L1041	50-4	L1041	50-4
L1042	50-4	L1042	50-4
L1043	50-4	L1043	50-4
L1044	50-4	L1044	50-4
L1045	50-4	L1045	50-4
L1046	50-4	L1046	50-4
L1047	50-4	L1047	50-4
L1048	50-4	L1048	50-4
L1049	50-4	L1049	50-4
L1050	50-4	L1050	50-4
L1051	50-4	L1051	50-4
L1052	50-4	L1052	50-4
L1053	50-4	L1053	50-4
L1054	50-4	L1054	50-4
L1055	50-4	L1055	50-4
L1056	50-4	L1056	50-4
L1057	50-4	L1057	50-4
L1058	50-4	L1058	50-4
L1059	50-4	L1059	50-4
L1060	50-4	L1060	50-4
L1061	50-4	L1061	50-4
L1062	50-4	L1062	50-4
L1063	50-4	L1063	50-4
L1064	50-4	L1064	50-4
L1065	50-4	L1065	50-4
L1066	50-4	L1066	50-4
L1067	50-4	L1067	50-4
L1068	50-4	L1068	50-4
L1069	50-4	L1069	50-4
L1070	50-4	L1070	50-4
L1071	50-4	L1071	50-4
L1072	50-4	L1072	50-4
L1073	50-4	L1073	50-4
L1074	50-4	L1074	50-4
L1075	50-4	L1075	50-4
L1076	50-4	L1076	50-4
L1077	50-4	L1077	50-4
L1078	50-4	L1078	50-4
L1079	50-4	L1079	50-4
L1080	50-4	L1080	50-4
L1081	50-4	L1081	50-4
L1082	50-4	L1082	50-4
L1083	50-4	L1083	50-4
L1084	50-4	L1084	50-4
L1085	50-4	L1085	50-4
L1086	50-4	L1086	50-4
L1087	50-4	L1087	50-4
L1088	50-4	L1088	50-4
L1089	50-4	L1089	50-4
L1090	50-4	L1090	50-4
L1091	50-4	L1091	50-4
L1092	50-4	L1092	50-4
L1093	50-4	L1093	50-4
L1094	50-4	L1094	50-4
L1095	50-4	L1095	50-4
L1096	50-4	L1096	50-4
L1097	50-4	L1097	50-4
L1098	50-4	L1098	50-4
L1099	50-4	L1099	50-4
L1100	50-4	L1100	50-4




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN). DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE

- REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
- REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
- REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
- CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
- SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.


FO-51. Computer Buffer/CBIT Input/Output Control Logic Diagram



FO-52. Computer Buffer/CBIT Bit Sample Multiplexing Logic Diagram (Sheet 2 of 4)




FO-52. Computer Buffer/CBIT bit Sample Multiplexing Logic Diagram (Sheet 3 of 4)



FO-52. Computer Buffer/C-BIT Bit Sample Multiplexing Logic Diagram (Sheet 4 of 4)


INPUTS	F/O - SH	INPUTS	F/O - SH
ASMZA04	54-2	LDVSP0V	50-2
ASMZB04	54-2	LDPHGU	51-0
ASMZC04	54-2	LTC003V	49-0
LBITGV	49-0	XJCMST	48-1
LDC0BA	50-2	XJENST	48-1
LDVSPA	50-2		
OUTPUTS			
AIBRSD4	1-0	LADRS0	1-0
	3-0		13-0
	4-0	LADHXK	49-0
	12-0	LCNSTK	48-1
	51-0		49-0
AMRSTAV	5-0		50-2
	9-1		51-0
	10-0	LDCRS0V	25-2
	12-0	LMRSTK	50-2
DDIPSA	48-1	LRODEJ	8-2
XMRSTB4	19-1	LRODEK	50-2
	22-0	LRST1D1	49-0
	24-0		50-2
	28-0		52-1
	29-0	LRST2D1	49-0
	36-0		52-1
	36-1	LRST4D1	47-0
	44-1		49-0
			50-2
			51-0
		LRST5D1	50-2
			52-1
		RMRSTD4	41-1
			42-0
			45-2



FO-53. Computer Buffer/C-BIT Initialization Logic Diagram


- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - ◻ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.
 - SPIXXX INDICATES +5V PULL UP THROUGH RESISTOR CARDS; REFER TO TABLE 5-6 THRU 5-8 FOR COMMON LISTING.
 - INDICATES FRONT PANEL MARKING.

INPUTS		F/O - SH		OUTPUTS		F/O - SH	
CSWLNA	37-2						
VACENS	36-2						
VBENS	36-2						
A1111(F)	37-1						
A1111(H)	37-1						
OUTPUTS		F/O - SH		OUTPUTS		F/O - SH	
ACTRKA	7-1	ASMZ04	9-2	KSMZ04	22-0	HSMZ8A	41-2
	9-1		11-0		58-1		41-3
	12-0		13-0		43-0		41-4
AMWRK0	2-0		48-1		44-2		
	7-0		49-0		46-3	VACP00	36-2
ASMSQK	51-0		50-2	KSMZBAH	10-2	VACS004	35-0
	54-2	ASMZ04	5-0		16-4		36-2
ASMZAA	6-1		11-0		25-2	VBCS004	36-2
	6-2		49-0		29-0	VBD5004	36-3
	6-3		50-2	KSMZB04	24-0	VBCP00	36-3
	13-0		52-1		32-0	VCLAS04	32-0
	52-1	ASQFAV	7-2		36-1		36-0
ASMZA04	5-0	ASQQT0	4-0		41-2		36-2
	9-2	A10MA04	1-0		42-0	A1111(A)	37-1
	49-1		47-0		46-0	A1111(C)	37-1
	50-2		49-0	KSMZCAH	23-0	A1111(D)	37-1
	51-0		51-0		30-0	A1111(E)	37-1
ASMZB04	53-0	A10MB04	41-0	KSMZC04	22-0		
	8-2	A10MC04	4-0		24-0		
	11-0		51-0		36-1		
	44-2	A10M204	6-0		41-2		
	48-1	A10NBA	2-0		43-0		
	50-2		3-0	KSMZD0	19-2		
	62-1		51-0		22-0		
ASMZC04	53-0	A10NCA	2-0		23-0		
	4-0	CLCYC0	37-1	KSMZE04	51-0		
	3-2		38-3		22-0		
	16-0		40-1		25-1		
	48-1	CLCYD0	39-2		36-1		
	49-0	CLDOCAS	37-2		41-2		
	50-2		37-4		46-2		
	53-0	KCTRKA	17-1	KSMZF00	28-0		
			19-1		42-0		
			24-0	KSQFAV	17-0		
		KSMWRK0	17-2	LCTRKA	41-3		
		KSMUD04	22-0		50-2		
			28-0		51-0		




- NOTES: UNLESS OTHERWISE SPECIFIED
- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATIONS, PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATION.
 - ALL CIRCUITS SHOWN ON THIS FIGURE ARE CONTAINED ON LEFT HAND CARD CAGE A1A1. (SINCE MULTIPLE DISPLAY CONSOLES ARE USED, ABBREVIATED DESIGNATIONS ARE SHOWN).
 - DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 - ▲ INPUT FROM ANOTHER FIGURE
 - △ INPUT FROM SAME FIGURE
 - OUTPUT TO ANOTHER FIGURE
 - OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 - OUTPUT TO SAME FIGURE
 - REFER TO TABLE 5-3 THRU 5-5 FOR CIRCUIT CARDS THAT ARE MODULE TEST SET TESTABLE AND CIRCUIT CARD LOCATIONS.
 - REFER TO TABLE 5-6 THRU 5-8 FOR COMPLETE SIGNAL LOOK UP AND CIRCUIT CARD TEST POINTS.
 - REFER TO DISPLAY CONSOLE POWER DISTRIBUTION DIAGRAMS FOR DC POWER AND GROUND CIRCUITS.
 - CIRCUIT SYMBOLS INCLUDE CARD LOCATIONS AND CIRCUIT CARD PIN NUMBERS.

FO-54. Clocking Circuit Logic Diagram (Sheet 1 of 3)



FO-54. Clocking Circuit Logic Diagram (Sheet 2 of 3)





MS200188

FO-54 Clocking Circuit Logic Diagram (Sheet 3 of 3)

IOX SOURCE DATA


Signal	Location	Pin	TP
XJOPCH	A1345	38	TP6B
XJOPCG	A1345	40	TP7B
XJOOCH	A1341	38	TP6B
XJOOCHG	A1341	40	TP7B
XJO1CH	A1341	34	TP12B
XJO1CG	A1341	36	TP13B
XJO2CH	A1342	38	TP6B
XJO2CG	A1342	40	TP7B
XJO3CH	A1342	34	TP12B
XJO3CG	A1342	36	TP13B
XJO4CH	A1343	38	TP6B
XJO4CG	A1343	40	TP7B
XJO5CH	A1343	34	TP12B
XJO5CG	A1343	36	TP13B
XJO6CH	A1344	38	TP6B
XJO6CG	A1344	40	TP7B
XJO7CH	A1344	34	TP12B
XJO7CG	A1344	36	TP13B
XJROCH	A1335	38	TP6B
XJROCG	A1335	40	TP7B
XJR1CH	A1335	34	TP12B
XJR1CG	A1335	36	TP13B
XJR2CH	A1336	38	TP6B
XJR2CG	A1336	40	TP7B
XJR3CH	A1336	34	TP12B
XJR3CG	A1336	36	TP13B
XJR4CH	A1337	38	TP6B
XJR4CG	A1337	40	TP7B
XJR5CH	A1337	34	TP12B
XJR5CG	A1337	36	TP13B
XJR6CH	A1338	38	TP6B
XJR6CG	A1338	40	TP7B
XJR7CH	A1338	34	TP12B
XJR7CG	A1338	36	TP13B
XJENSH	A1340	34	TP12B
XJENSG	A1340	36	TP13B
XJCM SH	A1340	38	TP6B
XJCM SG	A1340	40	TP7B
XJINCH	A1345	34	TP12B
XJINCG	A1345	36	TP13B
XJOBCH	A1339	38	TP6B
XJOB CG	A1339	40	TP7B
XJRDYH	A1339	34	TP12B
XJRDYG	A1339	36	TP13B




FO-55. IOX Interface Interconnection Diagram

DOU SOURCE DATA


Signal	Location	Pin	TP
DDOPCH	A1241	34	TP12B
DDOPCG	A1241	36	TP13B
DDO0CH	A1242	38	TP6B
DDO0CG	A1242	40	TP7B
DDO1CH	A1242	34	TP12B
DDO1CG	A1242	36	TP13B
DDO2CH	A1243	38	TP6B
DDO2CG	A1243	40	TP7B
DDO3CH	A1243	34	TP12B
DDO3CG	A1243	36	TP13B
DDO4CH	A1244	38	TP6B
DDO4CG	A1244	40	TP7B
DDO5CH	A1244	34	TP12B
DDO5CG	A1244	36	TP13B
DDO6CH	A1245	38	TP6B
DDO6CG	A1245	40	TP7B
DDO7CH	A1245	34	TP12B
DDO7CG	A1245	36	TP13B
DDSNCH	A1241	38	TP6B
DDSNCG	A1241	40	TP7B
DDOURH	A1240	34	TP12B
DDOURG	A1240	36	TP13B
DDREQH	A1240	38	TP6B
DDREQG	A1240	40	TP7B
DRQIABC	A1229	52	TP20A
DMTOABC	A1229	21	TP26A
DMPECB4	A1228	30	TP15A
DMPEDB4	A1228	21	TP10B
DORNCB4	A1228	1	TP2B



FO-56. DOU Interface Interconnection Diagram




MS200191A




Change 1 FO-57. Display Console Power Distribution Diagram (Sheet 2 of 5)

MS200192A




MS200193

FO-57. Display Console Power Distribution Diagram (Sheet 3 of 5)




FO-57. Display Console Power Distribution Diagram (Sheet 4 of 5)




MS200195

FO-57. Display Console Power Distribution Diagram (Sheet 5 of 5)




FO-58. Remote Display Console Power Distribution Diagram)




MS2001978

Change 1 FO-59. Display Console Cabling Diagram




FO-60. Display Console Interconnecting Cabling Diagram

MS200198





- J6
 - 4 A1D-E, A1E-E, A1F-E, A2A-A, A2F-A, A3A-A, A3G-A, A3N-A, A7K-A
 - 5 A5B-Y
 - 19 A7G-A, A10A-A, A10J-A, A10M-A
 - 20 A7G-B, A7H-B, A7J-B, A10A-B, A10B-B, A10C-B, A10D-B, A10E-B, A10F-B, A10J-B, A10M-B
- J3
 - 52 A2C-D
 - 53 A2D-D
 - 54 A2C-B
 - 55 A2D-B
 - 61 A2E-B
 - 63 A2E-D
 - 64 A3A-2A, A35-2A, A6J-2A, A8K-2A
 - 65 A3G-2A, A3T-2A, A6K-2A, A8L-2A
 - 66 A3D-2A, A3N-2A, A6L-2A, A8M-2A
 - 67 A3K-2A, A4A-2A, A6M-2A, A8A-2A
 - 68 A3R-2A, A4B-2A, A6A-2A, A8B-2A
- J4
 - 27 A2C-A, A6A-A

Change 1 FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 1 of 7)



FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 2 of 6)


MS200200




FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 3 of 7)

FIRE UNIT DATA DISPLAY

A6



FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 4 of 7)



FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 5 of 7)






TABLE 1





SOURCE	SIGNAL	SWITCH SEGMENT
J1304-80	RFL007	A
J1304-75	RFL008	B
J1304-73	RFL009	C
J1304-59	RFL010	D
J1304-60	RFL011	E
J1304-55	RFL012	F
J1303-80	RFL001	G
J1303-75	RFL002	H
J1303-73	RFL003	J
J1303-59	RFL004	K
J1303-60	RFL005	L
J1303-55	RFL006	M

Change 1 FO-61. Left Hand Front Panel, Schematic Diagram (Sheet 6 of 7)

MS200204A






FO-61. Left Hand Front Panel, Schematic Diagram
(Sheet 7 of 7)




NOTES:

1. INDICATES FRONT PANEL MARKING.






MS200206

FO-62. Center Section Front Panel, Schematic Diagram







NOTES:

1. INDICATES FRONT PANEL MARKING.



FO-63. Right Hand Font Panel, Schematic Diagram (Sheet 1 of 2)



FO-63. Right Hand Font Panel, Schematic Diagram
(Sheet 2 of 2)

By Order of the Secretary of the Army:

JOHN A. WICKHAM, JR.
General, United States Army
Chief of Staff

Official:


DONALD J. DELANDRO
Brigadier General, United States Army
The Adjutant General

Distribution:

To be distributed in accordance with DA Form 12-32, Section III, Organizational Maintenance requirements for AN/TSQ-73 Missile System.

☆U.S. GOVERNMENT PRINTING OFFICE 1985-544-178/335

RECOMMENDED CHANGES TO EQUIPMENT TECHNICAL PUBLICATIONS

 <p style="font-size: small; margin: 0;"><i>THEN...JOT DOWN THE DOPE ABOUT IT ON THIS FORM. CAREFULLY TEAR IT OUT, FOLD IT AND DROP IT IN THE MAIL.</i></p>		SOMETHING WRONG WITH PUBLICATION	
		FROM: (PRINT YOUR UNIT'S COMPLETE ADDRESS)	
		DATE SENT	
PUBLICATION NUMBER		PUBLICATION DATE	PUBLICATION TITLE
IN THIS SPACE, TELL WHAT IS WRONG AND WHAT SHOULD BE DONE ABOUT IT.			
BE EXACT PIN-POINT WHERE IT IS			
PAGE NO.	PARA-GRAPH	FIGURE NO.	TABLE NO.
PRINTED NAME, GRADE OR TITLE AND TELEPHONE NUMBER		SIGN HERE	

THE METRIC SYSTEM AND EQUIVALENTS

WEIGHT MEASURE

1 Centimeter = 10 Millimeters = 0.01 Meters = 0.3937 Inches
 1 Meter = 100 Centimeters = 1000 Millimeters = 39.37 Inches
 1 Kilometer = 1000 Meters = 0.621 Miles

WEIGHTS

1 Gram = 0.001 Kilograms = 1000 Milligrams = 0.035 Ounces
 1 Kilogram = 1000 Grams = 2.2 lb.
 1 Metric Ton = 1000 Kilograms = 1 Megagram = 1.1 Short Tons

LIQUID MEASURE

1 Milliliter = 0.001 Liters = 0.0338 Fluid Ounces
 1 Liter = 1000 Milliliters = 33.82 Fluid Ounces

SQUARE MEASURE

1 Sq. Centimeter = 100 Sq. Millimeters = 0.155 Sq. Inches
 1 Sq. Meter = 10,000 Sq. Centimeters = 10.76 Sq. Feet
 1 Sq. Kilometer = 1,000,000 Sq. Meters = 0.386 Sq. Miles

CUBIC MEASURE

1 Cu. Centimeter = 1000 Cu. Millimeters = 0.06 Cu. Inches
 1 Cu. Meter = 1,000,000 Cu. Centimeters = 35.31 Cu. Feet


TEMPERATURE

$5/9(^{\circ}\text{F} - 32) = ^{\circ}\text{C}$
 212° Fahrenheit is equivalent to 100° Celsius
 90° Fahrenheit is equivalent to 32.2° Celsius
 32° Fahrenheit is equivalent to 0° Celsius
 $9/5^{\circ}\text{C} + 32 = ^{\circ}\text{F}$

APPROXIMATE CONVERSION FACTORS

TO CHANGE	TO	MULTIPLY BY
Inches	Centimeters	2.540
Feet	Meters	0.305
Yards	Meters	0.914
Miles	Kilometers	1.609
Square Inches	Square Centimeters	6.451
Square Feet	Square Meters	0.093
Square Yards	Square Meters	0.836
Square Miles	Square Kilometers	2.590
Acres	Square Hectometers	0.405
Cubic Feet	Cubic Meters	0.028
Cubic Yards	Cubic Meters	0.765
Fluid Ounces	Milliliters	29.573
its	Liters	0.473
arts	Liters	0.946
allons	Liters	3.785
Ounces	Grams	28.349
Pounds	Kilograms	0.454
Short Tons	Metric Tons	0.907
Pound-Feet	Newton-Meters	1.356
Pounds per Square Inch	Kilopascals	6.895
Miles per Gallon	Kilometers per Liter	0.425
Miles per Hour	Kilometers per Hour	1.609

TO CHANGE	TO	MULTIPLY BY
Centimeters	Inches	0.394
Meters	Feet	3.280
Meters	Yards	1.094
Kilometers	Miles	0.621
Square Centimeters	Square Inches	0.155
Square Meters	Square Feet	10.764
Square Meters	Square Yards	1.196
Square Kilometers	Square Miles	0.386
Square Hectometers	Acres	2.471
Cubic Meters	Cubic Feet	35.315
Cubic Meters	Cubic Yards	1.308
Milliliters	Fluid Ounces	0.034
Liters	Pints	2.113
Liters	Quarts	1.057
ers	Gallons	0.264
ms	Ounces	0.035
ograms	Pounds	2.205
Metric Tons	Short Tons	1.102
Newton-Meters	Pounds-Feet	0.738
Kilopascals	Pounds per Square Inch	0.145
ometers per Liter	Miles per Gallon	2.354
ometers per Hour	Miles per Hour	0.621



PIN: 056872-001